AK4687 AKM [Asahi Kasei Microsystems], AK4687 Datasheet - Page 27

no-image

AK4687

Manufacturer Part Number
AK4687
Description
Asynchronous Stereo CODEC with Capless Stereo Selector
Manufacturer
AKM [Asahi Kasei Microsystems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AK4687EQ
Manufacturer:
AKM
Quantity:
20 000
3. READ Operations
Set R/W bit = “1” for a READ operation of the AK4687.
The master can read next address’s data by generating an acknowledge instead of terminating the write cycle after the
receipt of the first data word. After the receipt of each data, the internal 3bits address counter is incremented by one, and
the next data is taken into next address automatically. If the address exceeds 03H prior to generating stop condition, the
address counter will “roll over” to 00H and the previous data will be overwritten.
The AK4687 supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
3-1. CURRENT ADDRESS READ
The AK4687 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address “n”, the next CURRENT READ operation would
access data from the address “n+1”.
After receipt of the slave address with R/W bit set to “1”, the AK4687 generates an acknowledge, transmits 1byte data,
which address is set by the internal address counter, and increments the internal address counter by 1. If the master does
not generate an acknowledge but generate stop condition, the AK4687 discontinues transmission
3-2. RANDOM READ
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation.
The master issues start condition, slave address(R/W bit=“0”) and then the register address to read. After the register
address’s acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit set to
“1”. Then the AK4687 generates an acknowledge, 1byte data and increments the internal address counter by 1. If the
master does not generate an acknowledge but generate the stop condition, the AK4687 discontinues transmission.
MS1307-E-00
SDA
SDA
S
T
A
R
T
S
S
T
A
R
T
S
Slave
Address
Slave
Address
A
C
K
A
C
K
Figure 18. CURRENT ADDRESS READ
Word
Address(n)
Data(n)
Figure 19. RANDOM READ
A
C
K
A
C
K
S
T
A
R
T
S
Data(n+1)
Slave
Address
- 27 -
A
C
K
A
C
K
Data(n+2)
Data(n)
A
C
K
A
C
K
Data(n+1)
Data(n+x)
A
C
K
S
T
O
P
P
Data(n+x)
S
T
O
P
P
[AK4687]
2011/05

Related parts for AK4687