ZL50405GDC ZARLINK [Zarlink Semiconductor Inc], ZL50405GDC Datasheet

no-image

ZL50405GDC

Manufacturer Part Number

ZL50405GDC

Description

Managed5-Port 10/100 M Ethernet Switch

Manufacturer

ZARLINK [Zarlink Semiconductor Inc]

Datasheet

1.ZL50405GDC.pdf (132 pages)

Current page: 1 of 132
Download datasheet (761Kb)

Features

•

•

•

•

Integrated Single-Chip 10/100 Ethernet Switch

•

•

•

Embedded 2 Mbits (256 KBytes) internal memory

•

L2 switching

•

•

•

•

VLAN Support

•

Four 10/100 Mbps auto-negotiating Fast

Ethernet (FE) ports with RMII, MII, GPSI,

Reverse MII & Reverse GPSI interface options

One 10/100 Mbps auto-negotiating port with

MII interface option, that can be used as a

WAN uplink or as a 9th port

a 10/100 Mbps Fast Ethernet (FE) CPU port

with Reverse MII interface option

supports up to 4 K byte frames

MAC address self learning, up to 4 K MAC

addresses using internal table

Supports IP Multicast with IGMP snooping, up

to 4 K IP Multicast groups

Supports the following spanning standards

-

-

Supports Ethernet multicasting and

broadcasting and flooding control

Supports port-based VLAN and tagged-based

IEEE 802.1D spanning tree

IEEE 802.1w rapid spanning tree

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

EEPROM

C

P

U

Copyright 2003-2005, Zarlink Semiconductor Inc. All Rights Reserved.

8/16-bit

Serial

MII

or

Figure 1 - System Block Diagram

Zarlink Semiconductor Inc.

Ethernet Switch

5-Port 10/100M

ZL50405

10/100

Managed5-Port 10/100 M Ethernet Switch

Quad

PHY

1

•

•

•

RMII / MII / GPSI

•

CPU access supports the following interface

options:

•

•

Failover Features

•

•

Rate Control (both ingress and egress)

•

ZL50405GDC

VLAN (IEEE 802.1Q), up to 4 K VLANs

Supports both shared VLAN learning (SVL)

and independent VLAN learning (IVL)

8/16-bit parallel and Serial+MII interface in

managed mode

Serial interface in lightly managed mode, or in

unmanaged mode with optional I

interface

Rapid link failure detection using

hardware-generated heartbeat packets

link failover in less than 50 ms

Bandwidth rationing, Bandwidth on demand,

MII

Ordering Information

-40°C to +85°C

10/100

PHY

208 Pin LBGA

2

Data Sheet

C EEPROM

ZL50405

January 2005

Related parts for ZL50405GDC

Related keywords

ZL50405GDC datasheet
ZL50405GDC data sheet
ZL50405GDC pdf datasheet
ZL50405GDC component
ZL50405GDC part
ZL50405GDC distributor
ZL50405GDC RoHS
ZL50405GDC datasheet download