IDT72V73273BB IDT, Integrated Device Technology Inc, IDT72V73273BB Datasheet - Page 32

no-image

IDT72V73273BB

Manufacturer Part Number
IDT72V73273BB
Description
IC DGTL SW 32768X32768 208-BGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Type
Multiplexerr
Datasheet

Specifications of IDT72V73273BB

Circuit
8 x 1:1
Voltage Supply Source
Single Supply
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
208-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Output High, Low
-
Independent Circuits
-
Other names
72V73273BB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V73273BB
Manufacturer:
IDT
Quantity:
48
Part Number:
IDT72V73273BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V73273BBG
Manufacturer:
IDT
Quantity:
13
Part Number:
IDT72V73273BBG
Manufacturer:
PMC
Quantity:
396
Part Number:
IDT72V73273BBG
Manufacturer:
IDT
Quantity:
672
Part Number:
IDT72V73273BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
AC ELECTRICAL CHARACTERISTICS - MOTOROLA NON-MULTIPLEXED BUS
ASYCHRONOUS TIMING MEMORY ACCESS
NOTES:
1. C
2. R
3. High-Impedance is measured by pulling to the appropriate rail with R
4. To achieve on clock cycle fast memory access, this setup time, t
IDT72V73273 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH WITH RATE MATCHING 32,768 x 32,768 CHANNELS
SYMBOL
by t
L
L
t
t
t
t
t
t
t
t
t
t
t
t
t
t
ADH
CSH
DDR
DHR
DHW
RWH
ADS
AKD
AKH
CSS
DSS
DSPW
RWS
SWD
= 30pF
CLK ST-BUS
= 1K
AKD
(1)
(1,2,3)
(1)
(1,2,3)
CLK GCI
.
A0-A15
D0-D15
R/W
D TA
C S
D S
PARAMETER
Address Hold after DS Rising
Address Setup from DS Falling
Acknowledgement Delay:
Reading/Writing Memory
Acknowledgement Hold Time
CS Hold after DS Rising
CS Setup from DS Falling
Data Setup from DTA LOW on Read
Data Hold on Read
Data Hold on Write
Data Strobe Setup Time
Data Strobe Pulse Width
R/W Hold after DS Rising
R/W Setup from DS Falling
Valid Data Delay on Write
t
Figure 20. Motorola Non-Multiplexed Bus Asychronous Timing Memory Access
RWS
t
t
t
SWD
CSS
ADS
VALID WRITE ADDRESS
t
VALID WRITE DATA
t
DSS
AKD
DSS
should be met. Otherwise, worst-case memory access operation is determined
L
, with timing corrected to cancel time taken to discharge C
t
t
CSH
ADH
t
DHW
t
t
RWH
AKH
32
t
DSPW
t
RWS
t
t
CSS
ADS
VALID READ ADDRESS
t
t
DSS
AKD
INDUSTRIAL TEMPERATURE RANGE
L
.
t
MIN.
DDR
10
2
2
0
0
2
5
2
6
3
3
2
VALID READ DATA
TYP.
15
t
t
CSH
ADH
MAX.
t
t
RWH
DHR
t
AKH
6140 drw17
30
10
25
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for IDT72V73273BB