AM41DL3228GB40IS AMD [Advanced Micro Devices], AM41DL3228GB40IS Datasheet
![no-image](/images/no-image-200.jpg)
AM41DL3228GB40IS
Related parts for AM41DL3228GB40IS
AM41DL3228GB40IS Summary of contents
Page 1
Am41DL32x8G Data Sheet July 2003 The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig- inally developed the specification, ...
Page 2
PRELIMINARY Am41DL32x8G Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit ( 8-Bit 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory and 8 Mbit ( 8-Bit/512 K x 16-Bit) Static RAM DISTINCTIVE CHARACTERISTICS ...
Page 3
GENERAL DESCRIPTION Am29DL32xG Features The Am29DL322G/323G/324G consists of 32 megabit, 3.0 volt-only flash memory devices, organized as 2,097,152 words of 16 bits each or 4,194,304 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears ...
Page 4
TABLE OF CONTENTS Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5 MCP Block Diagram ...
Page 5
Figure 21. Back-to-back Read/Write Cycle Timings ....................... 50 Figure 22. Data# Polling Timings (During Embedded Algorithms).. 50 Figure 23. Toggle Bit Timings (During Embedded Algorithms)....... 51 Figure 24. DQ2 vs. DQ6.................................................................. 51 Temporary Sector/Sector Block Unprotect ............................. 52 Figure 25. ...
Page 6
PRODUCT SELECTOR GUIDE Part Number Speed Standard Voltage Range: Options V = 2.7–3 Max Access Time (ns) CE# Access (ns) OE# Access (ns) MCP BLOCK DIAGRAM A20 to A0 A20 to A0 A–1 WP#/ACC RESET# CE#f CIOf A0 ...
Page 7
FLASH MEMORY BLOCK DIAGRAM A20–A0 RY/BY# A20–A0 RESET# STATE CONTROL WE# & CE# COMMAND CIOf REGISTER WP#/ACC DQ15–DQ0 A20– Upper Bank Address Upper Bank ...
Page 8
CONNECTION DIAGRAM LB UB A18 A17 DQ1 ...
Page 9
PIN DESCRIPTION A18– Address Inputs (Common) A-1, A20–A19 = 3 Address Inputs (Flash Highest Order Address Pin (SRAM) Byte mode DQ15–DQ0 = 16 Data Inputs/Outputs (Common) CE#f = Chip Enable (Flash) CE#s = Chip Enable (SRAM) ...
Page 10
ORDERING INFORMATION The order number (Valid Combination) is formed by the following: Am41DL32x AMD DEVICE NUMBER/DESCRIPTION Am41DL32x8G Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL32xG 32 Megabit ( 8-Bit 16-Bit) CMOS ...
Page 11
DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory loca- t ion. The reg ister is ...
Page 12
Table 1. Device Bus Operations—Flash Word Mode, CIOf = V Operation CE#f CE1#s CE2s OE# WE# (Notes Read from Flash Write to Flash Standby 0 Output Disable ...
Page 13
Table 2. Device Bus Operations—Flash Word Mode, CIOf = V Operation CE#f CE1#s CE2s OE# WE# SA (Notes Read from Flash Write to Flash ...
Page 14
Table 3. Device Bus Operations—Flash Byte Mode, CIOf = V Operation CE#f CE1#s CE2s OE# WE# SA (Notes Read from Flash Write to Flash ...
Page 15
Table 4. Device Bus Operations—Flash Byte Mode, CIOf = V Operation CE#f CE1#s CE2s OE# WE# (Notes Read from Flash Write to Flash Standby ...
Page 16
Word/Byte Configuration The CIOf pin controls whether the device data I/O pins operate in the byte or word configuration. If the CIOf pin is set at logic ‘1’, the device is in word configura- tion, DQ15–DQ0 are active and controlled ...
Page 17
Standby Mode When the system is not reading or writing to the de- vice, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance ...
Page 18
Sector Address Sector SA0 000000xxx SA1 000001xxx SA2 000010xxx SA3 SA4 000100xxx SA5 000101xxx SA6 SA7 SA8 001000xxx SA9 001001xxx SA10 001010xxx SA11 SA12 SA13 SA14 SA15 SA16 010000xxx SA17 010001xxx SA18 010010xxx SA19 SA20 010100xxx SA21 010101xxx SA22 SA23 ...
Page 19
Table 6. Top Boot Sector Addresses (Continued) Sector Address Sector SA48 SA49 SA50 SA51 SA52 SA53 SA54 SA55 SA56 SA57 SA58 SA59 SA60 SA61 SA62 SA63 SA64 SA65 SA66 SA67 SA68 SA69 SA70 Note: The address range is A20:A-1 in ...
Page 20
Sector Address Sector SA0 000000000 SA1 000000001 SA2 000000010 SA3 000000011 SA4 000000100 SA5 000000101 SA6 000000110 SA7 000000111 SA8 000001xxx SA9 000010xxx SA10 SA11 000100xxx SA12 000101xxx SA13 SA14 SA15 001000xxx SA16 001001xxx SA17 001010xxx SA18 SA19 SA20 SA21 ...
Page 21
Table 8. Bottom Boot Sector Addresses (Continued) Sector Address Sector SA48 101001xxx SA49 101010xxx SA50 SA51 SA52 SA53 SA54 SA55 SA56 SA57 SA58 SA59 SA60 SA61 SA62 SA63 SA64 SA65 SA66 SA67 SA68 SA69 SA70 Note: The address range is ...
Page 22
Autoselect Mode The autoselect mode provides manufacturer and de- vice identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equip ...
Page 23
Sector protection and unprotection can be imple- mented as follows. Sector protection and unprotection requires V RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 26 shows the timing ...
Page 24
START PLSCNT = 1 RESET Wait First Write Temporary Sector Cycle = 60h? Unprotect Mode Yes Set up sector address Sector Protect: Write 60h to sector address with ...
Page 25
SecSi (Secured Silicon) Sector Flash Memory Region The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector uses a SecSi Sector Indica- tor Bit to ...
Page 26
CE#f and WE# must be a logical zero while OE logical one. Power-Up Write Inhibit If WE and OE the device does not accept commands on the rising edge of ...
Page 27
Addresses Addresses (Word Mode) (Byte Mode) 1Bh 36h 1Ch 38h 1Dh 3Ah 1Eh 3Ch 1Fh 3Eh 20h 40h 21h 42h 22h 44h 23h 46h 24h 48h 25h 4Ah 26h 4Ch Addresses Addresses (Word Mode) (Byte Mode) 27h 4Eh 28h 50h ...
Page 28
Table 15. Primary Vendor-Specific Extended Query Addresses Addresses (Word Mode) (Byte Mode) 40h 80h 41h 82h 42h 84h 43h 86h 44h 88h 45h 8Ah 46h 8Ch 47h 8Eh 48h 90h 49h 92h 4Ah 94h 4Bh 96h 4Ch 98h 4Dh 9Ah ...
Page 29
COMMAND DEFINITIONS Writing specific address and data commands or se- quences into the command register initiates device operations. Tables 16 and 18 define the valid register command sequences. Writing incorrect address and data values or writing them in the improper ...
Page 30
Enter SecSi Sector/Exit SecSi Sector Command Sequence The system can access the SecSi Sector region by is- suing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle ...
Page 31
Write Program Command Sequence Data Poll from System Embedded Program algorithm in progress Verify Data? No Increment Address Last Address? Programming Completed Note: See for program command sequence. Figure 3. Program Operation Chip Erase Command Sequence Chip erase is a ...
Page 32
DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to the Write Operation Status section for infor- mation on these status bits. Once the sector erase operation has begun, only ...
Page 33
Table 16. Command Definitions (Flash Word Mode) Command First Sequence (Note 1) Addr Read (Note Reset (Note 7) 1 XXX Manufacturer ID 4 555 Device ID 4 555 SecSi Sector Factory 4 555 Protect (Note 9) Sector ...
Page 34
Table 18. Command Definitions (Flash Byte Mode) Command Sequence (Note 1) Read (Note 6) 1 Reset (Note 7) 1 Manufacturer ID 4 Device ID 6 SecSi Sector Factory Protect 4 (Note 9) Sector Protect Verify 4 (Note 10) Enter SecSi ...
Page 35
WRITE OPERATION STATUS The device provides several bits to determine the sta- tus of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 20 and the following subsec- tions describe the function of these bits. DQ7 and ...
Page 36
RY/BY#: Ready/Busy# The RY/BY dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since ...
Page 37
DQ2: Toggle Bit II The “Toggle Bit II” on DQ2, when used with DQ6, indi- cates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit ...
Page 38
Status Embedded Program Algorithm Standard Mode Embedded Erase Algorithm Erase Suspended Sector Erase-Suspend- Erase Read Suspend Non-Erase Mode Suspended Sector Erase-Suspend-Program Notes: 1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing ...
Page 39
ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . . . – +125 C Ambient Temperature with Power Applied . . . . . . . . ...
Page 40
DC CHARACTERISTICS CMOS Compatible Parameter Parameter Description Symbol I Input Load Current LI I RESET# Input Load Current LIT I Output Leakage Current LO I ACC Input Leakage Current LIA Flash V Active Read Current CC1 (Notes ...
Page 41
Notes: 1. The I current listed is typically less than 2 mA/MHz, with OE Maximum I specifications are tested with active while Embedded Erase or Embedded Program is in progress ...
Page 42
DC CHARACTERISTICS Zero-Power Flash 500 1000 Note: Addresses are switching at 1 MHz Figure 9. I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 ...
Page 43
TEST CONDITIONS Device Under Test C 6 Note: Diodes are IN3064 or equivalent Figure 11. Test Setup KEY TO SWITCHING WAVEFORMS WAVEFORM Don’t Care, Any Change Permitted 2.0 V 1.0 V Input 0.0 V Figure 12. Input Waveforms ...
Page 44
AC CHARACTERISTICS SRAM CE#s Timing Parameter JEDEC Std Description — t CE#s Recover Time CCR E#f E1#s E2s Figure 13. Timing Diagram for Alternating Between SRAM to Flash September 5, 2002 ...
Page 45
AC CHARACTERISTICS Flash Read-Only Operations Parameter JEDEC Std Description t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV Output Enable to ...
Page 46
AC CHARACTERISTICS Hardware Reset (RESET#) Parameter JEDEC Std RESET# Pin Low (During Embedded Algorithms) t Ready to Read Mode (See Note) RESET# Pin Low (NOT During Embedded t Ready Algorithms) to Read Mode (See Note) t RESET# Pulse Width RP ...
Page 47
AC CHARACTERISTICS Flash Word/Byte Configuration (CIOf) Parameter JEDEC Std Description t /t CE#f to CIOf Switching Low or High ELFL ELFH t CIOf Switching Low to Output HIGH Z FLQZ t CIOf Switching High to Output Active FHQV CE#f OE# ...
Page 48
AC CHARACTERISTICS Flash Erase and Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time (WE# to Address) AVWL AS Address Setup Time to OE ASO Polling t ...
Page 49
AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 555h CE#f t GHWL OE Data RY/BY VCS otes program address program data Illustration ...
Page 50
AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 2AAh CE#f t GHWL OE WE Data 55h RY/BY# t VCS Notes sector address (for Sector Erase), ...
Page 51
AC CHARACTERISTICS t WC Addresses Valid CE#f OE WE# t WPH Valid Data In WE# Controlled Write Cycle Figure 21. Back-to-back Read/Write Cycle Timings t RC Addresses VA t ACC t CE ...
Page 52
AC CHARACTERISTICS Addresses CE#f t OEH WE# OE Valid Data DQ6/DQ2 RY/BY# Note Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read ...
Page 53
AC CHARACTERISTICS Temporary Sector/Sector Block Unprotect Parameter JEDEC Std Description t V Rise and Fall Time (See Note) VIDR Rise and Fall Time (See Note) VHH HH RESET# Setup Time for Temporary t RSP Sector/Sector Block Unprotect ...
Page 54
AC CHARACTERISTICS RESET# SADD, A6, A1, A0 Sector/Sector Block Protect or Unprotect Data 60h 1 µs CE#f WE# OE# * For sector protect For sector unprotect, A6 ...
Page 55
AC CHARACTERISTICS Alternate CE#f Controlled Erase and Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time (WE# to Address) AVWL AS Address Setup Time to CE#f Low During Toggle ...
Page 56
AC CHARACTERISTICS 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes: 1. Figure indicates last two bus cycles of a program or erase operation ...
Page 57
AC CHARACTERISTICS SRAM Read Cycle Parameter Description Symbol t Read Cycle Time RC t Address Access Time Chip Enable to Output CO1 CO2 t Output Enable Access Time OE t LB#s, UB#s to Access Time BA ...
Page 58
AC CHARACTERISTICS Address CE#1s CE2s OE# Data Out High-Z Notes CIOs is low, ignore UB#s/LB#s timing and t are defined as the time at which the outputs achieve the open circuit ...
Page 59
AC CHARACTERISTICS SRAM Write Cycle Parameter Description Symbol t Write Cycle Time WC t Chip Enable to End of Write Cw t Address Setup Time AS t Address Valid to End of Write AW t UB#s, LB#s to End of ...
Page 60
AC CHARACTERISTICS Address CE1#s CE2s UB#s, LB#s WE# Data In Data Out Notes: 1. CE1#s controlled, if CIOs is low, ignore UB#s and LB#s timing measured from CE1#s going low to the end of write ...
Page 61
AC CHARACTERISTICS Address CE1#s CE2s UB#s, LB#s WE# Data In Data Out Notes: 1. UB#s and LB#s controlled, CIOs must be high measured from CE1#s going low to the end of write measured ...
Page 62
Flash Erase And Programming Performance Parameter Sector Erase Time Chip Erase Time Byte Program Time Word Program Time Accelerated Byte/Word Program Time Byte Mode Chip Program Time (Note 3) Word Mode Notes: 1. Typical program and erase times assume the ...
Page 63
SRAM DATA RETENTION Parameter Parameter Description Symbol V V for Data Retention Data Retention Current DR t Data Retention Set-Up Time SDR t Recovery Time RDR Notes: 1. CE1#s V – 0.2 V, CE2s V – 0.2 ...
Page 64
PHYSICAL DIMENSIONS FLB073—73-Ball Fine-Pitch Grid Array 8 x 11.6 mm September 5, 2002 Am41DL32x8G 63 ...
Page 65
REVISION SUMMARY Revision A (October 25, 2001) Initial release. Revision A+1 (September 5, 2002) Connection Diagram Replaced the Special Handling Instructions for FBGA Package. Command Definitions Modified the last sentence in the first paragraph of the Command Definitions section. 64 ...
Page 66
Trademarks Copyright © 2001 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. ExpressFlash is a trademark of Advanced Micro Devices, Inc. Product names used in this ...