GS8640V32T-250I GSI [GSI Technology], GS8640V32T-250I Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
GS8640V32T-250I
Manufacturer Part Number
GS8640V32T-250I
Description
4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
Manufacturer
GSI [GSI Technology]
Datasheet
1.GS8640V32T-250I.pdf
(23 pages)
Notes:
1.
2.
3.
Rev: 1.00 9/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
X
X
CW
First Write
Burst Write
W
Simplified State Diagram with G
W
CW
11/23
W
CR
R
CR
R
Deselect
X
CW
W
CW
W
R
CR
First Read
Burst Read
GS8640V18/32/36T-300/250/200/167
R
R
CR
X
X
Product Preview
© 2004, GSI Technology