GS880F18AT GSI [GSI Technology], GS880F18AT Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
GS880F18AT
Manufacturer Part Number
GS880F18AT
Description
512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
Manufacturer
GSI [GSI Technology]
Datasheet
1.GS880F18AT.pdf
(23 pages)
TQFP Pin Description
Rev: 1.03 11/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
B
ADSP, ADSC
A
Symbol
, B
A
E
V
DQ
DQ
DQ
DQ
ADV
LBO
V
GW
V
BW
NC
B,
CK
0
1
ZZ
DDQ
A
E
G
, A
, E
DD
SS
n
B
2
C
D
A
B
C
1
3
, B
D
Type
I/O
—
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
5/23
Address Strobe (Processor, Cache Controller); active low
Address field LSBs and Address Counter preset Inputs
Byte Write Enable for DQ
Burst address counter advance enable; active low
Global Write Enable—Writes all bytes; active low
Byte Write—Writes all enabled bytes; active low
Linear Burst Order mode; active low
Sleep Mode control; active high
Clock Input Signal; active high
Output driver power supply
Data Input and Output pin
Output Enable; active low
Chip Enable; active high
Chip Enable; active low
I/O and Core Ground
Core power supply
Address Inputs
Description
No Connect
GS880F18/32/36AT-5.5/6/6.5/7/7.5/8.5
A
, DQ
B
Data I/Os; active low
© 2001, GSI Technology