S5935TFC AMCC [Applied Micro Circuits Corporation], S5935TFC Datasheet - Page 64
S5935TFC
Manufacturer Part Number
S5935TFC
Description
PCI Product
Manufacturer
AMCC [Applied Micro Circuits Corporation]
Datasheet
1.S5935TFC.pdf
(204 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
S5935TFC
Manufacturer:
AMCC
Quantity:
717
- Current page: 64 of 204
- Download datasheet (4Mb)
S5935 – PCI Product
PCI CONTROLLED BUS MASTER READ
ADDRESS REGISTER (MRAR)
This register is used to establish the PCI address for
data moving to the Add-On bus from the PCI bus dur-
ing PCI bus memory read operations. It consists of a
30-bit counter with the low-order two bits hardwired as
zeros. Transfers may be any non-zero byte length as
defined by the transfer count register, MRTC (Section
5.7) and must begin on a DWORD boundary. This
DWORD boundary starting constraint is placed upon
this controller’s PCI bus master transfers so that byte
lane alignment can be maintained between the S5935
controller’s internal FIFO data path, the Add-On inter-
face and the PCI bus.
Figure 26. PCI Controlled Bus Master Read Address Register
64
Register Name
PCI Address Offset
Power-up value
Attribute
Size
31
DS1527
Master Read Address
2Ch
00000000h
Read/Write
32 bits
Note: Applications which require a non-DWORD start-
ing boundary will need to move the first few bytes
under software program control (and without using the
FIFO) to establish a DWORD boundary. After the
DWORD boundary is established the S5935 can begin
the task of PCI bus master data transfers.
The Master Read Address Register is continually
updated during the transfer process and will always be
pointing to the next unread location. Reading of this
register during a transfer process (done when the
S5935 controller is functioning as a target—i.e., not a
bus master) is permitted and may be used to monitor
the progress of the transfer. During the address phase
for bus master read transfers, the two least significant
bits presented on the PCI bus AD[31:0] will always be
zero. This identifies to the target memory that the burst
address sequence will be in a linear order rather than
in an Intel 486 or Pentium™ cache line fill sequence.
Also, the PCI bus address bit A1 will always be zero
when this controller is the bus master. This signifies to
the target that the controller is burst capable and that
the target should not arbitrarily disconnect after the
first data phase of this operation.
Under certain circumstances, MRAR can be accessed
from the Add-On bus instead of the PCI bus.
2
1
0
0
0
Revision 1.02 – June 27, 2006
AMCC Confidential and Proprietary
Bit
Value
DWORD Address (RO)
Read Transfer Address (R/W)
Data Book
Related parts for S5935TFC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
E4/STM-1/OC-3 ATM TRANSCEIVER
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
20-OUTPUT LVTTL CLOCK DRIVERS
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
20-OUTPUT CLOCK DRIVER
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
OC-48 / 4xOC-12 / 16xOC-3 SONET/SDH FRAMER AND POS/ATM MAPPER
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
SONET/SDH STS-48/STM-16 Framer/Pointer Processor
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
STS-12c/STS-3c POS/ATM SONET MAPPER
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
STS-12 ATM/DS3 SONET MAPPER
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
SONET/SDH/ATM Quad OC-3/12 with Clock Data Recovery (CDR)
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
STS-192 SONET/SDH Interleaver/Disinterleaver
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
STS-192 SONET/SDH FRAMER AND POS/ATM MAPPER
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
Variable Rate Digital Wrapper Framer/Deframer, PM, and FEC Device
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
SONET/SDH STS-192/STM-64 MUX/DEMUX with Pointer Processor
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
10 Gigabit Ethernet MAC and PHY/OC-192c POS Framer/Mapper
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
OC-192/48/12/3 DW/FEC/PM and ASYNC Mapper Device
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet:
Part Number:
Description:
10GE & OC192/48/12/3 DW/FEC/PM and AsyncMap Device with Strong FEC
Manufacturer:
AMCC [Applied Micro Circuits Corporation]
Datasheet: