LC89075W-H SANYO [Sanyo Semicon Device], LC89075W-H Datasheet - Page 52

• Manufacturer Part Number: LC89075W-H
• Description: Digital Audio Interface Receiver with Stereo ADC and Audio Selector
• Manufacturer: SANYO [Sanyo Semicon Device]

Register name
Initial value
Setting
SW1SEL[2:0] MCKOUT, BCKOUT, LRCKOUT, and DATAOUT output setting
06h
FLGOUT
R/W
D7
000: ADC/DIR automatically selected output setting (initial value)
001: ADC output (master mode/slave mode)
010: MCKIN, BCKIN, LRCKIN, and DATAIN pin input signal output (2ch/8ch data supported)
011: MPIN[4:1] pin input signal output (2ch/6ch data supported)
100: MPIO[4:1] pin input signal output (“MPSEL[1:0]=01” setting)
101: RXIN[8:5] pin input signal output
0
When PLL is unlocked: When ADC master mode clocks are set
When PLL is unlocked: When ADC slave mode clocks are set
When PLL is locked: DIR output
Address: 06h; Selector Setting (Output Signal Setting)
SW2SEL2
MCKOUT: RXIN8 pin input master clock output
BCKOUT: RXIN7 pin input bit clock output
LRCKOUT: RXIN6 pin input channel clock output
DATAOUT: RXIN5 pin input 2ch supported audio data output
MCKOUT: MCKIN pin input master clock output
BCKOUT: BCKIN pin input bit clock output
LRCKOUT: LRCKIN pin input channel clock output
DATAOUT: DATAIN pin input 2ch/8ch supported audio data output
MCKOUT: MPIO1 pin input master clock output
BCKOUT: MPIO2 pin input bit clock output
LRCKOUT: MPIO3 pin input channel clock output
DATAOUT: MPIO4 pin input 2ch supported audio data output
MCKOUT: ADC master/MPIO1 pin input clock output
BCKOUT: ADC bit/MPIO2 pin input clock output
LRCKOUT: ADC channel/MPIO3 pin input clock output
DATAOUT: ADC audio data output
MCKOUT: MPIN1 pin input master clock output
BCKOUT: MPIN2 pin input bit clock output
LRCKOUT: MPIN3 pin input channel clock output
DATAOUT: MPIN4 pin input 2ch/6ch supported audio data output
MCKOUT: ADC master clock output
BCKOUT: ADC bit clock output
LRCKOUT: ADC channel clock output
DATAOUT: ADC audio data output
MCKOUT: MPIO1 pin input master clock output
BCKOUT: MPIO2 pin input bit clock output
LRCKOUT: MPIO3 pin input channel clock output
DATAOUT: ADC audio data output
MCKOUT: DIR master clock output
BCKOUT: DIR bit clock output
LRCKOUT: DIR channel clock output
DATAOUT: DIR audio data output
R/W
D6
0
SW2SEL1
R/W
D5
0
LC89075W-H
SW2SEL0
R/W
D4
0
FLGERR
R/W
D3
0
SW1SEL2
R/W
D2
0
SW1SEL1
R/W
D1
0
Continued on next page.
No.A1858-52/69
SW1SEL0
R/W
D0
0