MPC8308VMAGDA Freescale Semiconductor, MPC8308VMAGDA Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8308VMAGDA
Manufacturer Part Number
MPC8308VMAGDA
Description
Microprocessors - MPU E300 MP PbFr 400
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8308VMAGDA.pdf
(83 pages)
Specifications of MPC8308VMAGDA
Rohs
yes
Processor Series
MPC8308
Core
e300
Maximum Clock Frequency
400 MHz
Interface Type
I2C, JTAG, UART
Operating Supply Voltage
0.95 V to 1.05 V
Maximum Operating Temperature
0 C to + 105 C
Mounting Style
SMD/SMT
Package / Case
MAPBGA-473
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Unit interval
Differential peak-to-peak
output voltage
De-Emphasized differential
output voltage (ratio)
Minimum TX eye width
Maximum time between the
jitter median and maximum
deviation from the median
D+/D- TX output rise/fall
time
RMS AC peak common
mode output voltage
11.3
The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm)
of each other at all times. This is specified to allow bit rate clock sources with a ±300 ppm tolerance.
11.4
Following is a summary of the specifications for the physical layer of PCI Express on this device. For
further details as well as the specifications of the transport and data link layer please use the PCI Express
Base Specification, Rev. 1.0a.
11.4.1
This table defines the specifications for the differential output at all transmitters (TXs). The parameters are
specified at the component pins.
Freescale Semiconductor
Parameter
Clocking Dependencies
Physical Layer Specifications
Differential Transmitter (TX) Output
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
Table 34. Differential Transmitter (TX) Output Specifications
T
T
TX-EYE-MEDIAN-to-
TX-RISE
V
V
V
MAX-JITTER
TX-DE-RATIO
Symbol
TX-DIFFp-p
TX-CM-ACp
T
TX-EYE
UI
, T
TX-FALL
Each U
does not account for Spread Spectrum
Clock dictated variations.
V
Ratio of the V
following bits after a transition divided by
the V
transition.
The maximum Transmitter jitter can be
derived as T
U
Jitter is defined as the measurement
variation of the crossing points
(V
recovered TX UI. A recovered TX UI is
calculated over 3500 consecutive unit
intervals of sample data. Jitter is
measured using all edges of the 250
consecutive UI in the center of the 3500
UI used for calculating the TX UI.
V
V
V
V
PEDPPTX
PEACPCMTX
TX-CM-DC
TX-CM-DC
TX-D-
PEEWTX
PEDPPTX
PEDPPTX
|/2
PETX
= 0.3 UI.
)
= 2*|V
= DC
= 0 V) in relation to a
is 400 ps ± 300 ppm. U
TX-MAX-JITTER
PEDPPTX
= RMS(|V
Comments
of the first bit after a
(avg)
TX-D+
—
of |V
of the second and
- V
TXD+
TX-D+
TX-D-
= 1 -
+ V
|
+
TXD-
PETX
|/2 -
399.88
0.125
–3.0
0.70
Min
0.8
—
—
Typical
–3.5
400
—
—
—
—
—
400.12
Max
–4.0
0.15
1.2
20
—
—
PCI Express
Units Note
mV
dB
ps
UI
UI
UI
V
2, 3
2, 3
2, 5
35
1
2
2
2