74AUP1T57GW,125 NXP Semiconductors, 74AUP1T57GW,125 Datasheet - Page 3

• Manufacturer Part Number: 74AUP1T57GW,125
• Description: IC LP CONFIG GATE V-XLATR UMT6
• Manufacturer: NXP Semiconductors
• Series: 74AUPr

Specifications of 74AUP1T57GW,125

• Package / Case: SC-70-6, SC-88, SOT-363
• Logic Function: Translator
• Number Of Bits: 2
• Input Type: Voltage
• Output Type: Voltage
• Number Of Channels: 2
• Number Of Outputs/channel: 1
• Differential - Input:output: No/No
• Propagation Delay (max): 3.8ns
• Voltage - Supply: 2.3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 125°C
• Supply Voltage: 2.3 V ~ 3.6 V
• Logic Type: Voltage Level Translator
• Logic Family: AUP
• Input Bias Current (max): 50 mA
• High Level Output Current: - 4 mA
• Low Level Output Current: 4 mA
• Propagation Delay Time: 8.2 ns @ 2.3 V to 2.7 V or 7 ns @ 3 V to 3.6 V
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.3 V
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Maximum Power Dissipation: 250 mW
• Mounting Style: SMD/SMT
• Number Of Circuits: Configurable
• Data Rate: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Rate: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 74AUP1T57GW-G; 74AUP1T57GW-G; 935280464125

NXP Semiconductors
6. Pinning information
Table 3.
7. Functional description
Table 4.
[1]
74AUP1T57
Product data sheet
Symbol
B
GND
A
Y
V
C
Input
C
L
L
L
L
H
H
H
H
Fig 2.
CC
H = HIGH voltage level; L = LOW voltage level.
GND
B
A
Pin configuration SOT363
Pin description
Function table
1
2
3
74AUP1T57
6.1 Pinning
6.2 Pin description
001aah472
Pin
1
2
3
4
5
6
[1]
6
5
4
C
V
Y
B
L
L
H
H
L
L
H
H
CC
Description
data input
ground (0 V)
data input
data output
supply voltage
data input
All information provided in this document is subject to legal disclaimers.
Fig 3.
GND
Rev. 3 — 21 July 2010
Pin configuration SOT886
B
A
Transparent top view
Low-power configurable gate with voltage-level translator
74AUP1T57
1
2
3
A
L
H
L
H
L
H
L
H
001aah471
6
5
4
C
V
Y
CC
Fig 4.
GND
Pin configuration SOT891,
SOT1115 and SOT1202
Output
Y
H
L
H
L
L
L
H
H
B
A
Transparent top view
74AUP1T57
74AUP1T57
1
2
3
© NXP B.V. 2010. All rights reserved.
001aah473
6
5
4
C
V
Y
CC
3 of 20