74ALVT16601DL,512 NXP Semiconductors, 74ALVT16601DL,512 Datasheet

IC 18BIT UNVRSL BUS TXRX 56SSOP

74ALVT16601DL,512

Manufacturer Part Number
74ALVT16601DL,512
Description
IC 18BIT UNVRSL BUS TXRX 56SSOP
Manufacturer
NXP Semiconductors
Series
74ALVTr
Datasheet

Specifications of 74ALVT16601DL,512

Logic Type
Universal Bus Transceiver
Number Of Circuits
18-Bit
Current - Output High, Low
8mA, 24mA; 32mA, 64mA
Voltage - Supply
2.3 V ~ 2.7 V, 3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74ALVT16601DL
74ALVT16601DL
935219470512
1. General description
2. Features
The 74ALVT16601 is a high-performance Bipolar Complementary Metal Oxide
Semiconductor (BiCMOS) product designed for V
compatibility up to 5 V. This device is an 18-bit universal transceiver featuring
non-inverting 3-state bus compatible outputs in both send and receive directions. Data
flow in each direction is controlled by output enable (OEAB and OEBA), latch enable
(LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device
operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A-bus
data is latched if CPAB is held at a HIGH or LOW level. If LEAB is LOW, the A-bus data is
stored in the latch/flip-flop on the LOW-to-HIGH transition of CPAB. When OEAB is LOW,
the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.
The clocks can be controlled with the clock enable inputs (CEAB and CEBA).
Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA.
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic
level.
74ALVT16601
18-bit universal bus transceiver; 3-state
Rev. 03 — 5 July 2005
18-bit bidirectional bus interface
5 V I/O compatible
3-state buffers
Output capability: +64 mA and 32 mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus hold data inputs eliminate the need for external pull-up resistors to hold unused
inputs
Live insertion and extraction permitted
Power-up reset
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Positive-edge triggered clock inputs
Latch-up protection:
ESD protection:
JESD78: exceeds 500 mA
MIL STD 883, method 3015: exceeds 2000 V
Machine model: exceeds 200 V
CC
operation at 2.5 V and 3.3 V with I/O
Product data sheet

Related parts for 74ALVT16601DL,512

74ALVT16601DL,512 Summary of contents

Page 1

Rev. 03 — 5 July 2005 1. General description The 74ALVT16601 is a high-performance Bipolar Complementary Metal Oxide Semiconductor (BiCMOS) product designed for V compatibility This device is an 18-bit ...

Page 2

Philips Semiconductors 3. Quick reference data Table 1: GND = Symbol Parameter PLH t PHL 3 PLH t PHL C ...

Page 3

Philips Semiconductors 5. Functional diagram A10 17 A11 19 A12 20 A13 21 A14 23 A15 24 A16 26 ...

Page 4

Philips Semiconductors Fig 3. Logic diagram 74ALVT16601_3 Product data sheet 1 OEAB 56 CEAB 55 CPAB 2 LEAB 28 LEBA 30 CPBA 29 CEBA 27 OEBA CLK to 17 other channels Rev. 03 — 5 ...

Page 5

Philips Semiconductors 6. Pinning information 6.1 Pinning Fig 4. Pin configuration 6.2 Pin description Table 3: Symbol OEAB LEAB A0 GND 74ALVT16601_3 Product data sheet 1 OEAB LEAB GND 5 A1 ...

Page 6

Philips Semiconductors Table 3: Symbol A4 A5 GND A10 A11 GND A12 A13 A14 V CC A15 A16 GND A17 OEBA LEBA CEBA CPBA B17 GND B16 B15 V CC B14 B13 B12 GND B11 B10 ...

Page 7

Philips Semiconductors Table 3: Symbol GND B0 CPAB CEAB 7. Functional description 7.1 Function table Table 4: Control CEAB CEBA [ HIGH voltage level LOW voltage level; ...

Page 8

Philips Semiconductors Table 5: In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter stg T j [1] The input and output ...

Page 9

Philips Semiconductors 10. Static characteristics Table 7: Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = amb Symbol Parameter [ 2.5 V 0.2 V ...

Page 10

Philips Semiconductors Table 7: Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = amb Symbol Parameter V LOW-level output voltage OL V power-up LOW-state output voltage ...

Page 11

Philips Semiconductors 11. Dynamic characteristics Table 8: Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see +85 C. amb Symbol Parameter [ 2 ...

Page 12

Philips Semiconductors Table 8: Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see +85 C. amb Symbol Parameter [ 3 ...

Page 13

Philips Semiconductors 12. Waveforms Fig 5. Propagation delay input (An, Bn) to output (Bn, An) in transparent mode Fig 6. Propagation delay latch enable (LEAB, LEBA) to output (An, Bn) and latch enable Fig 7. Propagation delay clock input (CPAB, ...

Page 14

Philips Semiconductors Fig 8. Data set-up and hold times Fig 9. 3-state output enable time to HIGH-level and output disable time from HIGH-level Fig 10. 3-state output enable time to LOW-level and output disable time from LOW-level 74ALVT16601_3 Product data ...

Page 15

Philips Semiconductors Table 9: Supply voltage Input pulse definition b. Test circuit Fig 11. Load circuitry for switching times Table 10: Input whichever is less 74ALVT16601_3 Product data sheet ...

Page 16

Philips Semiconductors 13. Package outline SSOP56: plastic shrink small outline package; 56 leads; body width 7 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. ...

Page 17

Philips Semiconductors TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6 pin 1 index 1 DIMENSIONS (mm are the original dimensions). A UNIT max. 0.15 1.05 mm ...

Page 18

Philips Semiconductors 14. Revision history Table 11: Revision history Document ID Release date 74ALVT16601_3 20050705 • Modifications: The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. • Section ...

Page 19

Philips Semiconductors 15. Data sheet status [1] Level Data sheet status Product status I Objective data Development II Preliminary data Qualification III Product data Production [1] Please consult the most recently issued data sheet before initiating or completing a design. ...

Page 20

Philips Semiconductors 20. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords