IDT71V3577S75BG IDT, Integrated Device Technology Inc, IDT71V3577S75BG Datasheet - Page 19

no-image

IDT71V3577S75BG

Manufacturer Part Number
IDT71V3577S75BG
Description
IC SRAM 4MBIT 75NS 119BGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT71V3577S75BG

Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
4M (128K x 36)
Speed
75ns
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Package / Case
119-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
71V3577S75BG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT71V3577S75BG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT71V3577S75BG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71V3577S75BG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT71V3577S75BGG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT71V3577S75BGG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT71V3577S75BGGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.
JTAG Interface Specification (SA Version only)
JTAG AC Electrical
Characteristics
Device Outputs
NOTES:
1. Device inputs = All device inputs except TDI, TMS and TRST.
2. Device outputs = All device outputs except TDO.
3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.
IDT71V3577, IDT71V3579, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
3.3V I/O, Flow-Through Outputs, Burst Counter, Single Cycle Deselect
Device Inputs
Symbol
t
t
t
JCYC
J RSR
t
t
JRST
t
t
JCH
JCL
t
t
JCD
JDC
t
t
JR
JF
JS
JH
TDI/TMS
TDO
TCK
TRST
JTAG Clock Input Period
JTAG Data Output Hold
JTAG Clock Rise Time
JTAG Reset Recovery
JTAG Clock Fall Time
(1)
(2)
JTAG Clock HIGH
JTAG Data Output
JTAG Clock Low
/
/
JTAG Reset
JTAG Setup
( 3)
JTAG Hold
Parameter
t
JF
(1,2,3,4)
t
JRST
t
JCL
t
Min.
t
100
____
____
____
JRSR
40
40
50
50
25
25
JR
0
t
JCYC
t
JS
Max.
____
____
____
5
5
____
____
____
____
____
20
(1)
(1)
t
JH
t
JCH
I5280 tbl 01
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6.42
19
NOTE:
1. The Boundary Scan Descriptive Language (BSDL) file for this device is available
Instruction (IR)
Bypass (BYR)
JTAG Identification (JIDR)
Boundary Scan (BSR)
Scan Register Sizes
by contacting your local IDT sales representative.
Register Name
Commercial and Industrial Temperature Ranges
t
JDC
t
JCD
M5280 drw 01
Bit Size
Note (1)
32
4
1
I5280 tbl 03
x

Related parts for IDT71V3577S75BG