M58LW032D110N6 STMicroelectronics, M58LW032D110N6 Datasheet - Page 16

• Manufacturer Part Number: M58LW032D110N6
• Description: IC FLASH 32MBIT 110NS 56TSOP
• Manufacturer: STMicroelectronics

Specifications of M58LW032D110N6

• Format - Memory: FLASH
• Memory Type: FLASH - Nor
• Memory Size: 32M (4Mx8, 2Mx16)
• Speed: 110ns
• Interface: Parallel
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 56-TSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-1725

M58LW032D
the Program/Erase Controller. Once the command
is issued subsequent Bus Read operations read
the Status Register. See the section on the Status
Register for details on the definitions of the Status
Register bits.
During the Block Protect operation the memory will
only accept the Read Status Register command.
All other commands will be ignored. Typical Block
Protection times are given in
The Block Protection bits are non-volatile, once
set they remain set through reset and power-
down/power-up. They are cleared by a Blocks Un-
protect command.
See
Flowchart and Pseudo
chart on using the Block Protect command.
Blocks Unprotect Command. The Blocks Un-
protect command is used to unprotect all of the
blocks. Two Bus Write cycles are required to issue
the Blocks Unprotect command; the second Bus
Write cycle starts the Program/Erase Controller.
Once the command is issued subsequent Bus
Read operations read the Status Register. See the
section on the Status Register for details on the
definitions of the Status Register bits.
During the Block Unprotect operation the memory
will only accept the Read Status Register com-
mand. All other commands will be ignored. Typical
Block Protection times are given in
See
Flowchart and Pseudo
chart on using the Block Unprotect command.
Protection Register Program Command. The
Protection Register Program command is used to
Program the 64 bit user segment of the Protection
Register. Two write cycles are required to issue
the Protection Register Program command.
I
I
Read operations output the Status Register con-
tent after the programming has started.
16/50
The first bus cycle sets up the Protection
Register Program command.
The second latches the Address and the Data
to be written to the Protection Register and
starts the Program/Erase Controller.
APPENDIX
APPENDIX
C.,
C.,
Figure 21., Block Unprotect
Code, for a suggested flow-
Code, for a suggested flow-
Figure 20., Block Protect
Table 9.
Table 9.
The user-programmable segment can be locked
by programming bit 1 of the Protection Register
Lock location to ‘0’ (see
Word-wide and Byte-wide protection addressing).
Bit 0 of the Protection Register Lock location locks
the factory programmed segment and is pro-
grammed to ‘0’ in the factory. The locking of the
Protection Register is not reversible, once the lock
bits are programmed no further changes can be
made to the values stored in the Protection Regis-
ter, see
Map. Attempting to program a previously protect-
ed Protection Register will result in a Status Reg-
ister error.
The Protection Register Program cannot be sus-
pended.
22., Protection Register Program Flowchart and
Pseudo
tection Register Program command.
Configure STS Command.
The Configure STS command is used to configure
the Status/(Ready/Busy) pin. After power-up or re-
set the STS pin is configured in Ready/Busy
mode. The pin can be configured in Status mode
using the Configure STS command (refer to Sta-
tus/(Ready/Busy) section for more details.
Two write cycles are required to issue the Config-
ure STS command.
I
I
The device will not accept the Configure STS com-
mand while the Program/Erase controller is busy
or during Program/Erase Suspend. When STS pin
is pulsing it remains Low for a typical time of
250ns. Any invalid Configuration Code will set an
error in the Status Register.
The first bus cycle sets up the Configure STS
command.
The second specifies one of the four possible
configurations (refer to
Codes):
–
–
–
–
Ready/Busy mode
Pulse on Erase complete mode
Pulse on Program complete mode
Pulse on Erase or Program complete
mode
Code, for the flowchart for using the Pro-
Figure 6., Protection Register Memory
See
APPENDIX
Table 7.
Table 5., Configuration
and
C.,
Table 8.
Figure
for