E-L6911C STMicroelectronics, E-L6911C Datasheet - Page 10
![IC CTRLR 5BIT PROGR STPDN 20SOIC](/photos/6/56/65691/497-20-soic__7_5mm_width__series_sml.jpg)
E-L6911C
Manufacturer Part Number
E-L6911C
Description
IC CTRLR 5BIT PROGR STPDN 20SOIC
Manufacturer
STMicroelectronics
Type
Step-Down (Buck)r
Datasheet
1.E-L6911C.pdf
(20 pages)
Specifications of E-L6911C
Internal Switch(s)
No
Synchronous Rectifier
Yes
Number Of Outputs
1
Voltage - Output
1.3 ~ 3.5 V
Current - Output
1.3A
Frequency - Switching
200kHz
Voltage - Input
5 ~ 12 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
L6911C
The worst condition depends on the input voltage available and the output voltage selected. Anyway the worst
case is the response time after removal of the load with the minimum output voltage programmed and the max-
imum input voltage available.
Output Capacitor
Since the microprocessors require a current variation beyond 10A doing load transients, with a slope in the
range of tenth A/ sec, the output capacitor is a basic component for the fast response of the power supply. In
fact for first few microseconds they supply the current to the load. The controller recognizes immediately the
load transient and sets the duty cycle at 100%, but the current slope is limited by the inductor value.
The output voltage has a first drop due to the current variation inside the capacitor (neglecting the effect of the
ESL):
A minimum capacitor value is required to sustain the current during the load transient without discharge it. The
voltage drop due to the output capacitor discharge is given by the following equation:
Where D
during load transient and the lower is the output voltage static ripple.
Input Capacitor
The input capacitor has to sustain the ripple current produced during the on time of the upper MOS, so it must
have a low ESR to minimize the losses. The rms value of this ripple is:
Where D is the duty cycle. The equation reaches its maximum value with D=0.5. The losses in worst case are:
Compensation network design
The control loop is a voltage mode (figure 7) that uses a droop function to satisfy the requirements for a VRM
module, reducing the size and the cost of the output capacitor.
This method "recovers" part of the drop due to the output capacitor ESR in the load transient, introducing a de-
pendence of the output voltage on the load current: at light load the output voltage will be higher than the nom-
inal level, while at high load the output voltage will be lower than the nominal value.
10/20
MAX
is the maximum duty cycle value that is 100%. The lower is the ESR, the lower is the output drop
t
a pplic atio n
V
OUT
=
---------------------------------------------------------------------------------------------
2 C
I
=
rm s
----------------------------- -
V
V
IN
P
OUT
OUT
=
L
–
=
I
OUT
V
= I
ESR I
OUT
I
V
OUT
INM IN
D
I
2
OUT
2
rm s
· ESR
1 D
t
rem ov al
–
L
D
M AX
–
=
V
OUT
-------------- -
V
L
OUT
I