IDT89TTM553BL IDT, Integrated Device Technology Inc, IDT89TTM553BL Datasheet
IDT89TTM553BL
Specifications of IDT89TTM553BL
Related parts for IDT89TTM553BL
IDT89TTM553BL Summary of contents
Page 1
Description Description Description Description The 89TTM553 is a flow-based traffic management co-processor that can be used in conjunction with the 89TTM552. It has two major functional parts: the queue manager (QM) and the FLQ scheduler. The QM is responsible for ...
Page 2
IDT 89TTM553 Configurable forwarding based on classification index. Two ports for obtaining event-based statistics. Configurable on-chip diagnostic statistics. Bandwidth management rate guarantee and shaping mechanisms for each flow, each aggregate flow and each port queue. – Priority and weighted bandwidth ...
Page 3
IDT 89TTM553 9TTM55x Functional Block Diagram 9TTM55x Functional Block Diagram 9TTM55x Functional Block Diagram 9TTM55x Functional Block Diagram Data Buffer Memory (DDR SDRAM) 89TTM552 Engine (DFC) SPI-4 Streaming DSR, Interface BRX or SIX-over-LVDS Forwarding ...
Page 4
IDT 89TTM553 89TTM553 Pin Description 89TTM553 Pin Description 89TTM553 Pin Description 89TTM553 Pin Description Note: Information in this section is subject to change. Contact your IDT FAE before making design decisions. In this data sheet, direction is indicated as follows: ...
Page 5
IDT 89TTM553 Signal Name BXT_WR_N 1.5V HSTL Class 1 BXT_DOUT[3:0] 1.5V HSTL Class 1 BXT_LLT_VREF 0.75V Signal Name FCT_CLK_CP, 1.5V HSTL Class 1 FCT_CLK_CN FCT_CLK_KP, 1.5V HSTL Class 1 FCT_CLK_KN FCT_ADDR[19:0] 1.5V HSTL Class 1 FCT_RD_N 1.5V HSTL Class 1 ...
Page 6
IDT 89TTM553 Signal Name FPT_DIN[35:0] 1.5V HSTL Class 1 FPT_WR_N 1.5V HSTL Class 1 FPT_BW_N[3:0] 1.5V HSTL Class 1 FPT_DOUT[35:0] 1.5V HSTL Class 1 FPT_VREF[1:0] 0.75V Signal Name GPT_CLK_CP, 1.5V HSTL Class 1 GPT_CLK_CN GPT_CLK_KP, 1.5V HSTL Class 1 GPT_CLK_KN ...
Page 7
IDT 89TTM553 Signal Name HT_CLK_CP, HT_CLK_CN 1.5V HSTL Class 1 HT_CLK_KP, 1.5V HSTL Class 1 HT_CLK_KN HT_ADDR[19:0] 1.5V HSTL Class 1 HT_RD_N 1.5V HSTL Class 1 HT_DIN[35:0] 1.5V HSTL Class 1 HT_WR_N 1.5V HSTL Class 1 HT_DOUT[35:0] 1.5V HSTL Class ...
Page 8
IDT 89TTM553 Signal Name FLQS_DIN[14:0] 1.5V HSTL Class 1 FLQS_DIN_PRTY FLQS_DOUT[19:0] 1.5V HSTL Class 1 FLQS_DOUT_PRTY FLQS_CLKIN 1.5V HSTL Class 1 FLQS_CLKOUT 1.5V HSTL Class 1 FLQS_TIC_IN 1.5V HSTL Class 1 FLQS_TIC_OUT 1.5V HSTL Class 1 FLQS_VREF 0.75V Signal Name ...
Page 9
IDT 89TTM553 Signal Name IDDQ 3.3V, internal pulldown RESERVE_1 3.3V LVTTL drive SCAN_EN 3.3V RESERVE_0 3.3V, internal pullup TCK 3.3V TDI 3.3V, internal pullup TDO 3.3V LVTTL drive TMS 3.3V, internal pullup TRST_N 3.3V, internal pullup ...
Page 10
IDT 89TTM553 Signal Name VDD33 — N/C — GND — 9TTM553 Electrical Specifications 9TTM553 Electrical Specifications 9TTM553 Electrical Specifications 9TTM553 Electrical Specifications Some data are TBD and will be published as they become available. The specifications ...
Page 11
IDT 89TTM553 Symbol VDD 3.3V LVTTL supply 33 1 VRF 0.75V HSTL reference voltage HSTL Power Dissipation 1. This operating range applies to the following pins: BLL_VREF, BXT_LLT_VREF, FCT_VREF[1:0], FPT_VREF[1:0], GPT_VREF, HT_VREF[1:0], and FLQS_VREF. DC Characteristics DC Characteristics DC Characteristics ...
Page 12
IDT 89TTM553 Symbol I (3.3v pads w/ Input Leakage high current for 3.3V with Pull- IH33PU Pull Up) Up Inputs I (3.3v pads w/ Input Leakage low current for 3.3V with Pull- IL33PD Pull Down) Down Inputs I (3.3v pads ...
Page 13
IDT 89TTM553 AC Test Conditions AC Test Conditions AC Test Conditions AC Test Conditions Input Rise/Fall Time Output timing measurement reference level (V Output load For output timing 89TTM553 Thermal Considerations 89TTM553 Thermal Consideration ...
Page 14
IDT 89TTM553 For flip-chip BGA devices, there are two paths for heat dissipation: one through the package balls to the board and other through the package case to air. The device specifications provide sink (area, height, fin type, etc.) and ...
Page 15
IDT 89TTM553 89TTM553 Reset Sequence 89TTM553 Reset Sequence 89TTM553 Reset Sequence 89TTM553 Reset Sequence A PLL reset sequence must be followed when resetting the 89TTM553 to ensure that clocks are stable when the chip comes out of reset. This section ...
Page 16
IDT 89TTM553 Reset Sequence Timing Diagram Reset Sequence Timing Diagram Reset Sequence Timing Diagram Reset Sequence Timing Diagram Power RESET_N ZBUS_AD[ ], ZBUS_PRTY[ ] PLL_CFG_OVR PLL_RST NOTE: - ZBUS_AD[ ] and ZBUS_PRTY[ ] are used to configure the chip operating ...
Page 17
IDT 89TTM553 9TTM553 Pin List 9TTM553 Pin List 9TTM553 Pin List 9TTM553 Pin List Pin Signal Type A2 GND P A3 VDD15 P A4 HT_CLK_CN I A5 HT_CLK_CP I A6 HT_DIN_19 I A7 HT_DIN_20 I A8 ...
Page 18
IDT 89TTM553 Pin Signal Type C20 GND P C21 VDD15 P C22 FCT_ADDR_01 O C23 FCT_ADDR_00 O C24 FCT_ADDR_18 O C25 FCT_ADDR_19 O C26 GND P C27 VDD15 P C28 FCT_DOUT_12 O C29 FCT_DOUT_13 O C30 FCT_DOUT_17 O C31 FCT_DOUT_16 ...
Page 19
IDT 89TTM553 Pin Signal Type F4 BLL_DIN_12 I F5 BLL_DIN_16 I F6 HT_DIN_00 I F7 HT_VREF_00 P F8 VDD15 P F9 GND P F10 HT_DIN_21 I F11 HT_DIN_22 I F12 HT_DOUT_00 O F13 HT_DOUT_01 O F14 VDD15 P F15 GND ...
Page 20
IDT 89TTM553 Pin Signal Type H22 HT_WR_N O H23 HT_RD_N O H24 FCT_DOUT_07 O H25 FCT_DOUT_06 O H26 GND P H27 GND P H28 VDD15 P H29 VDD15 P H30 VDD15 P H31 VDD15 P H32 VDD15 P H33 VDD15 ...
Page 21
IDT 89TTM553 Pin Signal Type M4 BLL_CLK_KP O M5 BLL_ADDR_21 O M6 BLL_ADDR_02 O M7 BLL_DOUT_00 O M8 BLL_ADDR_01 O M9 BLL_ADDR_00 O M26 FLQS_DOUT_06 O M27 FLQS_DOUT_13 O M28 FLQS_TIC_IN I M29 FLQS_DOUT_04 O M30 FLQS_DOUT_09 O M31 FLQS_CLKOUT ...
Page 22
IDT 89TTM553 Pin Signal Type T2 BLL_ADDR_11 O T3 BLL_ADDR_07 O T4 BLL_ADDR_06 O T5 BLL_ADDR_05 O T6 BLL_ADDR_04 O T7 BXT_WR_N O T8 BLL_ADDR_09 O T9 BLL_ADDR_08 O T14 GND P T15 VDD18 P T16 GND P T17 VDD18 ...
Page 23
IDT 89TTM553 Pin Signal Type W14 VDD18 P W15 GND P W16 VDD18 P W17 GND P W18 VDD18 P W19 GND P W20 VDD18 P W21 GND P W26 RESET_N I W27 PLL_SYS_REFCLK I W28 TRST_N I W29 PLL_BP_MODE ...
Page 24
IDT 89TTM553 Pin Signal Type AB34 PLL_VDDA I AC1 BXT_DIN_03 I AC2 BXT_CLK_CN I AC3 LLT_DIN_10 I AC4 LLT_DIN_08 I AC5 LLT_DIN_07 I AC6 LLT_DIN_03 I AC7 BXT_DOUT_03 O AC8 BXT_DIN_01 I AC9 LLT_DIN_05 I AC26 ZBUS_AD_08 B AC27 ZBUS_AD_09 ...
Page 25
IDT 89TTM553 Pin Signal Type AF32 GND P AF33 GND P AF34 GND P AG1 VDD15 P AG2 VDD15 P AG3 VDD15 P AG4 VDD15 P AG5 VDD15 P AG6 VDD15 P AG7 VDD15 P AG8 GND P AG9 GND ...
Page 26
IDT 89TTM553 Pin Signal Type AJ16 FPT_ADDR_03 O AJ17 FPT_DOUT_34 O AJ18 FPT_DOUT_24 O AJ19 FPT_DOUT_18 O AJ20 GND P AJ21 VDD15 P AJ22 GPT_RD_N O AJ23 GPT_ADDR_20 O AJ24 GPT_ADDR_07 O AJ25 GPT_ADDR_06 O AJ26 GND P AJ27 VDD15 ...
Page 27
IDT 89TTM553 Pin Signal Type AL34 GPT_DIN_03 I AM1 VDD15 P AM2 VDD15 P AM3 FPT_DIN_32 I AM4 FPT_DIN_27 I AM5 FPT_DIN_28 I AM6 FPT_DIN_24 I AM7 FPT_DIN_23 I AM8 VDD15 P AM9 GND P AM10 FPT_DIN_09 I AM11 FPT_DIN_08 ...
Page 28
IDT 89TTM553 Pin Signal Type AP19 FPT_DOUT_11 O AP20 GND P AP21 VDD15 P AP22 FPT_DOUT_10 O AP23 FPT_DOUT_09 O AP24 GPT_ADDR_19 O AP25 GPT_ADDR_18 O AP26 GND P AP27 VDD15 P AP28 GPT_ADDR_05 O AP29 GPT_ADDR_04 O AP30 GPT_ADDR_02 ...
Page 29
IDT 89TTM553 9TTM553 Package 9TTM553 Package 9TTM553 Package 9TTM553 Package The package is an LSI Logic FPBGA-HP, having 960 pins, with 1 mm pitch ×34 pin array; and a 35 × enclosure. ...
Page 30
IDT 89TTM553 Ordering Information Ordering Informatio Ordering Informatio Ordering Informatio Product Operating Device Family Voltage Family Valid Combinations Valid Combinations Valid Combinations Valid Combinations 89TTM553BL Revision History Revision History Revision History Revision History November ...