CY3687 Cypress Semiconductor Corp, CY3687 Datasheet - Page 10

• Manufacturer Part Number: CY3687
• Description: KIT DEV MOBL-USB FX2LP18
• Manufacturer: Cypress Semiconductor Corp
• Series: EZ-USB HX2LP™r

Specifications of CY3687

• Main Purpose: Interface, USB 2.0 Host/Controller
• Utilized Ic / Part: CY7C68053
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Supplier Unconfirmed

3.14.1 Three Control OUT Signals
The 56-pin package brings out three of these signals,
CTL0–CTL2. The 8051 programs the GPIF unit to define the CTL
waveforms. CTLx waveform edges can be programmed to make
transitions as fast as once per clock cycle (20.8 ns using a
48 MHz clock).
3.14.2 Two Ready IN Signals
The FX2LP18 package brings out all two Ready inputs
(RDY0–RDY1). The 8051 programs the GPIF unit to test the
RDY pins for GPIF branching.
3.14.3 Long Transfer Mode
In master mode, the 8051 appropriately sets GPIF transaction
count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or
GPIFTCB0) for unattended transfers of up to 2
The GPIF automatically throttles data flow to prevent under or
overflow until the full number of requested transactions
complete. The GPIF decrements the value in these registers to
represent the current status of the transaction.
3.15 ECC Generation
The MoBL-USB can calculate Error Correcting Codes (ECCs) on
data that passes across its GPIF or Slave FIFO interfaces. There
are two ECC configurations: two ECCs, each calculated over
256 bytes (SmartMedia Standard) and one ECC calculated over
512 bytes.
The ECC can correct any 1-bit error or detect any 2-bit error.
3.15.1 ECC Implementation
The two ECC configurations are selected by the ECCM bit.
3.15.1.1 ECCM = 0
Two 3-byte ECCs are each calculated over a 256-byte block of
data. This configuration conforms to the SmartMedia Standard.
This configuration writes any value to ECCRESET, then passes
data across the GPIF or Slave FIFO interface. The ECC for the
first 256 bytes of data is calculated and stored in ECC1. The ECC
for the next 256 bytes is stored in ECC2. After the second ECC
is calculated, the values in the ECCx registers do not change
until ECCRESET is written again, even if more data is
subsequently passed across the interface.
3.15.1.2 ECCM = 1
One 3-byte ECC is calculated over a 512-byte block of data.
This configuration writes any value to ECCRESET then passes
data across the GPIF or Slave FIFO interface. The ECC for the
first 512 bytes of data is calculated and stored in ECC1; ECC2
is unused. After the ECC is calculated, the value in ECC1 does
not change until ECCRESET is written again, even if more data
is subsequently passed across the interface.
Document # 001-06120 Rev *J
Notes
6. To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.
7. After the data is downloaded from the host, a ‘loader’ can execute from internal RAM in order to transfer downloaded data to external memory.
[6]
32
transactions.
3.16 USB Uploads and Downloads
The core has the ability to directly edit the data contents of the
internal 16-kByte RAM and of the internal 512-byte scratch pad
RAM using a vendor-specific command. This capability is
normally used when ‘soft’ downloading user code and is
available only to and from internal RAM, only when the 8051 is
held in reset. The available RAM spaces are 16 kBytes from
0x0000–0x3FFF (code/data) and 512 bytes from
0xE000–0xE1FF (scratch pad data RAM).
3.17 Autopointer Access
FX2LP18 provides two identical autopointers. They are similar to
the internal 8051 data pointers, but with an additional feature:
they can optionally increment after every memory access. The
autopointers are available in external FX2LP18 registers, under
control of a mode bit (AUTOPTRSET-UP.0). Using the external
FX2LP18 autopointer access (at 0xE67B – 0xE67C) allows the
autopointer to access all RAM. Also, the autopointers can point
to any FX2LP18 register or endpoint buffer space.
3.18 I
FX2LP18 has one I
controllers. One controller automatically operates at boot time to
load the VID/PID/DID, configuration byte, and firmware. The
second controller is used by the 8051, once running, to control
external I
3.18.1 I
The I
resistors even if no EEPROM is connected to the FX2LP18. The
value of the pull up resistors required may vary, depending on
the combination of V
The pull up resistors used must be such that when the EEPROM
pulls SDA low, the voltage level meets the V
FX2LP18. For example, if the EEPROM runs off a 3.3 V supply
and V
ohm. This requirement may also vary depending on the devices
being run on the I
details.
External EEPROM device address pins must be configured
properly. See
address pins.
If no EEPROM is connected to the I
is required by an external processor. This is because the
FX2LP18 comes out of reset with the DISCON bit set, so the
device will not enumerate without an EEPROM (C2 load) or
EEPROM emulation.
2
CC_IO
C pins SCL and SDA must have external 2.2K ohm pull up
2
C Controller
2
2
C Port Pins
C devices. The I
is 1.8 V, the pull up resistors recommended are 10K
Table 6 on page 11
2
C pins. Refer to the I
2
CC_IO
C port that is driven by two internal
and the supply used for the EEPROM.
2
C port operates in master mode only.
for configuring the device
2
C port, EEPROM emulation
2
C specifications for
[7]
IL
CY7C68053
specification of the
Page 10 of 42
[+] Feedback