CY3687 Cypress Semiconductor Corp, CY3687 Datasheet - Page 34

• Manufacturer Part Number: CY3687
• Description: KIT DEV MOBL-USB FX2LP18
• Manufacturer: Cypress Semiconductor Corp
• Series: EZ-USB HX2LP™r

Specifications of CY3687

• Main Purpose: Interface, USB 2.0 Host/Controller
• Utilized Ic / Part: CY7C68053
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Supplier Unconfirmed

9.13.2 Single and Burst Synchronous Write
Figure 22
signals during a synchronous write using IFCLK as the
synchronizing clock. The diagram illustrates a single write
followed by burst write of 3 bytes and committing all 4 bytes as
a short packet using the PKTEND pin.
■
■
■
■
The same sequence of events is also shown for a burst write and
is marked with the time indicators of T = 0 through 5.
Note For the burst mode, SLWR and SLCS are left asserted for
the entire duration of writing all the required data values. In this
burst write mode, when the SLWR is asserted, the data on the
Document # 001-06120 Rev *J
At t = 0 the FIFO address is stable and the signal SLCS is
asserted. (SLCS may be tied low in some applications)
Note t
IFCLK is running at 48 MHz, the FIFO address setup time is
more than one IFCLK cycle.
At t = 1, the external master/peripheral must output the data
value onto the data bus with a minimum setup time of t
before the rising edge of IFCLK.
At t = 2, SLWR is asserted. The SLWR must meet the setup
time of t
edge of IFCLK) and maintain a minimum hold time of t
from the IFCLK edge to the deassertion of the SLWR signal).
If the SLCS signal is used, it must be asserted before SLWR
is asserted. (That is, the SLCS and SLWR signals must both
be asserted to start a valid write condition).
While the SLWR is asserted, data is written to the FIFO and on
the rising edge of the IFCLK, the FIFO pointer is incremented.
The FIFO flag is also updated after a delay of t
rising edge of the clock.
PKTEND
FIFOADR
FLAGS
DATA
IFCLK
SLWR
SLCS
SFA
SWR
shows the timing relationship of the SLAVE FIFO
has a minimum of 25 ns. This means that when
(time from asserting the SLWR signal to the rising
t=0
Figure 22. Slave FIFO Synchronous Write Sequence and Timing Diagram
t
SFA
t=1
t=2
t
t
SFD
SWR
t
N
IFCLK
t=3
t
FDH
t
WRH
t
XFLG
t
XFLG
FAH
WRH
from the
SFD
(time
T=0
t
SFA
FIFO data bus is written to the FIFO on every rising edge of
IFCLK. The FIFO pointer is updated on each rising edge of
IFCLK. In
SLWR is deasserted. The short 4-byte packet can be committed
to the host by asserting the PKTEND signal.
There is no specific timing requirement that needs to be met for
asserting the PKTEND signal with regards to asserting the
SLWR signal. PKTEND can be asserted with the last data value
or thereafter. The only requirement is that the setup time t
and the hold time t
the number of data values committed includes the last value
written to the FIFO. In this example, both the data value and the
PKTEND signal are clocked on the same rising edge of IFCLK.
PKTEND can also be asserted in subsequent clock cycles. The
FIFOADDR lines must be held constant during the PKTEND
assertion.
Although there are no specific timing requirements for the
PKTEND assertion, there is a specific corner case condition that
needs attention while using the PKTEND to commit a one
byte/word packet. Additional timing requirements exist when the
FIFO is configured to operate in auto mode and you want to send
two packets: a full packet (full defined as the number of bytes in
the FIFO meeting the level set in AUTOINLEN register)
committed automatically followed by a short one byte/word
packet committed manually using the PKTEND pin. In this case,
the external master must make sure to assert the PKTEND pin
at least one clock cycle after the rising edge that caused the last
byte/word to be clocked into the previous auto committed packet
(the packet with the number of bytes equal to what is set in the
AUTOINLEN register). Refer to
details about this timing.
T=1
T=2
>= t
t
SFD
SWR
N+1
Figure
t
FDH
T=3
22, when the four bytes are written to the FIFO,
PEH
t
SFD
N+2
must be met. In the scenario of
t
FDH
T=4
Figure 14 on page 30
t
SFD
[16]
t
N+3
SPE
>= t
t
t
XFLG
FDH
T=5
t
WRH
PEH
CY7C68053
t
FAH
Page 34 of 42
Figure
for further
SPE
22,
[+] Feedback