CDB44800 Cirrus Logic Inc, CDB44800 Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CDB44800
Manufacturer Part Number
CDB44800
Description
BOARD EVAL FOR CS44800 PWM CTRL
Manufacturer
Cirrus Logic Inc
Series
Popguard®r
Specifications of CDB44800
Amplifier Type
Class D
Output Type
8-Channel
Voltage - Supply
20 V ~ 50 V
Operating Temperature
-10°C ~ 70°C
Board Type
Fully Populated
Utilized Ic / Part
CS44800
Description/function
Audio DSPs
Operating Supply Voltage
5 V
Product
Audio Modules
For Use With/related Products
CS44800
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Max Output Power X Channels @ Load
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1532
CDB-44800
CDB-44800
DS632F1
PS_SYNC
XTI
XTO
SYS_CLK
DAI_MCLK
DAI_SCLK
DAI_LRCK
DAI_SDIN1
DAI_SDIN2
DAI_SDIN3
DAI_SDIN4
MUTE
SCL/CCLK
SDA/CDOUT
AD1/CDIN
AD0/CS
INT
RST
GPIO6
GPIO5
GPIO4
GPIO3
10
12
13
14
15
20
21
22
23
24
25
26
29
30
31
32
11
3
5
6
8
9
Power Supply Synchronization Clock (Output) - The PWM synchronized clock to the
switch mode power supply.
Crystal Oscillator Input (Input) - Crystal Oscillator input or accepts an external clock
input signal that is used to drive the internal PWM core logic.
Crystal Oscillator Output (Output) - Crystal Oscillator output.
External System Clock (Output) - Clock output. This pin provides a divided down clock
derived from the XTI input.
Digital Audio Input Master Clock (Input) - Master audio clock.
Digital Audio Input Serial Clock (Input) - Serial clock for the Digital Audio Input Inter-
face. The clock frequency is a multiple of the Left/Right Clock running at Fs.
Digital Audio Input Left/Right Clock (Input) - Determines which channel, Left or Right,
is currently active on the serial audio data line. The rate is determined by the sampling fre-
quency Fs.
Digital Audio Input Serial Data (Input) - Input for two’s complement serial audio data.
Mute (Input) - The device will perform a hard mute on all channels. All internal registers
are not reset to their default settings.
Serial Control Port Clock (Input) - Serial clock for the serial control port. Requires an
external pull-up resistor to the logic interface voltage in I²C mode as shown in the Typical
Connection Diagram.
Serial Control Data (Input/Output) - SDA is a data I/O line in I²C mode and requires an
external pull-up resistor to the logic interface voltage, as shown in the Typical Connection
Diagram.; CDOUT is the output data line for the control port interface in SPI mode.
Address Bit 1 (I²C)/Serial Control Data (SPI) (Input) - AD1 is a chip address pin in I²C
mode.;CDIN is the input data line for the control port interface in SPI mode.
Address Bit 0 (I²C)/Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in
I²C mode; CS is the chip select signal in SPI mode.
Interrupt Request (Output) - CMOS or open-drain interrupt request output. This pin is
driven to the configured active state to indicate that the PWM Controller has status data
that should be read by the host.
Reset (Input) - The device enters a low power mode and all internal registers are reset to
their default settings when low.
General Purpose Input, Output (Input/Output) - This pin is configured as an input follow-
ing a RST condition. It can be configured as a general purpose input or output which can
be individually controlled by the Host Controller.
General Purpose Input, Output (Input/Output) - This pin is configured as an input follow-
ing a RST condition. It can be configured as a general purpose input or output which can
be individually controlled by the Host Controller.
General Purpose Input, Output (Input/Output) - This pin is configured as an input follow-
ing a RST condition. It can be configured as a general purpose input or output which can
be individually controlled by the Host Controller.
General Purpose Input, Output (Input/Output) - This pin is configured as an input follow-
ing a RST condition. It can be configured as a general purpose input or output which can
be individually controlled by the Host Controller.
CS44800
17