OM13000 NXP Semiconductors, OM13000 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
OM13000
Manufacturer Part Number
OM13000
Description
BOARD LPCXPRESSO LPC1768
Manufacturer
NXP Semiconductors
Type
MCUr
Series
LPCXpressor
Specifications of OM13000
Contents
Board
Svhc
No SVHC (18-Jun-2010)
Mcu Supported Families
LPC1768
Silicon Family Name
LPC17xx
Core Architecture
ARM
Core Sub-architecture
Cortex - M3
Ic Product Type
Debugger
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
LPC1768
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-5101
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
OM13000
Manufacturer:
HARRIS
Quantity:
120
Company:
Part Number:
OM13000Ј¬598
Manufacturer:
NXP
Quantity:
27
NXP Semiconductors
LPC1769_68_67_66_65_64_63
Product data sheet
7.6 Memory map
The MPU allows separating processing tasks by disallowing access to each other's data,
disabling access to memory regions, allowing memory regions to be defined as read-only
and detecting unexpected memory accesses that could potentially break the system.
The MPU separates the memory into distinct regions and implements protection by
preventing disallowed accesses. The MPU supports up to 8 regions each of which can be
divided into 8 subregions. Accesses to memory locations that are not defined in the MPU
regions, or not permitted by the region setting, will cause the Memory Management Fault
exception to take place.
The LPC17xx incorporates several distinct memory regions, shown in the following
figures.
program viewpoint following reset. The interrupt vector area supports address remapping.
The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals.
The APB peripheral area is 1 MB in size and is divided to allow for up to 64 peripherals.
Each peripheral of either type is allocated 16 kB of space. This allows simplifying the
address decoding for each peripheral.
Figure 4
All information provided in this document is subject to legal disclaimers.
shows the overall map of the entire address space from the user
Rev. 6.01 — 11 March 2011
LPC1769/68/67/66/65/64/63
32-bit ARM Cortex-M3 microcontroller
© NXP B.V. 2011. All rights reserved.
19 of 79