MCB2470 Keil, MCB2470 Datasheet - Page 59
![BOARD EVAL NXP LPC247X SERIES](/photos/9/23/92384/mcb2470_sml.jpg)
MCB2470
Manufacturer Part Number
MCB2470
Description
BOARD EVAL NXP LPC247X SERIES
Manufacturer
Keil
Type
MCUr
Specifications of MCB2470
Contents
Board, Cable, CD
For Use With/related Products
LPC2478
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
NXP Semiconductors
Table 11.
C
[1]
[2]
[3]
[4]
[5]
Table 12.
LPC2478_1
Preliminary data sheet
Symbol
t
t
t
t
t
t
t
Access cycle
standard read
standard write
burst read - initial
burst read - subsequent 3 ×
BLSHDNV
CHDV
CHWEL
CHBLSL
CHWEH
CHBLSH
CHDNV
L
= 25 pF, T
Except on initial access, in which case the address is set up T
T
Latest of address valid, CS LOW, OE LOW to data valid.
Address valid to data valid.
Earliest of CS HIGH, OE HIGH, address change to data invalid.
cy(CCLK)
Standard read access specifications
External memory interface dynamic characteristics
Parameter
BLS HIGH to data invalid
time
XCLK HIGH to data valid
time
XCLK HIGH to WE LOW
time
XCLK HIGH to BLS LOW
time
XCLK HIGH to WE HIGH
time
XCLK HIGH to BLS HIGH
time
XCLK HIGH to data invalid
time
=
amb
1
⁄
CCLK
= 40
.
°
C.
Max frequency
f
f
f
f
MAX
MAX
MAX
MAX
≤
≤
≤
≤
------------------------------- -
t
--------------------------------- -
t
------------------------------- -
t
-------------------------------- -
t
RAM
WRITE
INIT
ROM
2
2
1
Conditions
+
+
+
WST1
WST1
+
+
WST2
+
1
20 ns
20 ns
+
20 ns
5 ns
Rev. 01 — 9 February 2007
WST1
WST setting
WST ≥ 0; round up to
integer
N/A
WST1
WST2
cy(CCLK)
[2]
≥
≥
≥
Min
(2 × T
-
-
-
-
-
-
t
------------------------------- -
t
------------------------------- -
t
-------------------------------------------
INIT
RAM
WRITE
t
t
cy CCLK
earlier.
cy CCLK
…continued
t
(
(
cy CCLK
+
+
cy(CCLK)
(
20 ns
20 ns
–
t
CYC
)
)
)
–
) − 5
–
+
2
2
5
Memory access time requirement
t
t
t
t
RAM
WRITE
INIT
ROM
≤
≤
≤
t
t
≤
t
cy CCLK
cy CCLK
cy CCLK
Typ Max
-
-
-
-
-
-
-
t
Fast communication chip
(
(
cy CCLK
(
(
(2 × T
10
10
10
10
10
10
)
)
)
×
×
–
)
(
LPC2478
(
×
20 ns
© NXP B.V. 2007. All rights reserved.
2
2
cy(CCLK)
(
+
+
1
WST1
WST1
+
WST2
) + 5 ns
)
)
–
–
)
20 ns
20 ns
–
59 of 76
5 ns
Unit
ns
ns
ns
ns
ns
ns