DK-EMB-3C120N Altera, DK-EMB-3C120N Datasheet - Page 59

• Manufacturer Part Number: DK-EMB-3C120N
• Description: KIT DEV EMB CYCLONE III EDITION
• Manufacturer: Altera
• Series: Cyclone® IIIr
• Type: FPGAr

Specifications of DK-EMB-3C120N

• Contents: Board, Cables, CD(s), USB-Blaster™, Power Supply
• Architecture: PLD/FPGA
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Cyclone
• Silicon Core Number: EP3C
• Silicon Family Name: Cyclone III
• Rohs Compliant: Yes
• For Use With/related Products: EP3C120
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2589

Product and Vendor Name
MotionFire
Arrow
BeMicro SDK
Arrow
MimoKit
Comsis
ARM-MPS
Gleichmann Electronics
CMCS002M Controller FPGA Module
Dallas Logic
DN7020k10
The Dini Group
DN7006K10PCIe-8T
The Dini Group
DIGILAB SX III
El Camino GmbH
PROC30M , PROC9M
GiDEL
Cyclone III EP3C40F484
EP2S180F1020C5 x2
EP4CE22F17C7N
Cyclone IV E
Cyclone III
Stratix III
Stratix III
Stratix IV
Stratix III
Stratix IV
Stratix III
Stratix III
Stratix II
Device
EP3C25
Description
This kit contains all you need for developing complex motor control
applications based on Cyclone III FPGAs. It includes a Nios II reference
design, advanced regulators implemented in hardware,
generic current, speed, and position regulators with feedback from
incremental encoders or hall sensors, a trajectory generator with linear
acceleration and velocity feed-forward implemented in software, and
much more.
The Arrow BeMicro SDK enables a quick and easy evaluation of soft
core processors by both embedded software developers and hardware
engineers. The kit builds on the success of the original BeMicro
evaluation kit by adding features such as mobile DDR memory, Ethernet,
and even the option of using a file system by slotting in a micro-SD
card. The BeMicro SDK connects to a PC via a USB connection, which is
used for power, programming, and debug. Arrow has a number of
reference designs and pre-built software templates that can be
downloaded for this kit that will highlight the benefits of building
embedded systems in FPGAs.
This kit is designed for extensively networked embedded applications
that require wireless LAN connectivity and GbE. It provides the multiple
input multiple output (MIMO) RF and analog front end consisting of two
major sub-blocks. The analog block is made of three IQ CODECs that
perform the conversions between the digital and analog domains.
The radio block consists of three 2.4-GHz/5-GHz dual-band
radio transceivers.
This platform offers total flexibility for prototyping your
Cortex-M3-based designs. It allows unrestricted access to the latest
Cortex-M-class processors. It is delivered with a comprehensive range of
tools that allow fast and easy system design—drag and drop the sup-
plied IP components to configure the system, or implement your own
system blocks. Then synthesize the design and update the board with
a single mouse-click. The tool suite also includes system configuration
utilities and a JTAG signal monitor together with software development
tools and a JTAG debug probe.
This module allows you to implement general logic functions and Nios II
processor operations in a compact form factor module. The module uses
the Cyclone EP3C25 FPGA, 512K x8 SRAM, EP1S16 FPGA serial loader
(FPGA and Nios II boot), and a USB 2.0 peripheral port (low-/full-speed
operation). This module also supports the Cardstac specification (master
or slave standard card, 128 pins), and can interface with other modules
designed to that specification.
This is a complete logic prototyping system that gives ASIC and IP
designers a vehicle to prototype logic and memory designs using up to
20 Stratix III or Stratix IV devices.
This is a complete logic prototyping system with a dedicated PCIe
interface that gives ASIC and IP designers a vehicle to prototype logic
and memory designs using up to six Stratix III or Stratix IV devices.
This is a universal FPGA prototyping platform based on Altera’s largest
Stratix III devices. Supports 2-MB flash, 2-MB SRAM, four Samtec
expansion connectors, two Mictor connectors, user LEDs and
pushbuttons along with RS-232, SPI, and USB interfaces.
This system is for the debug and verification of SOC ASIC designs from 3
to over 100 million gates in size, with the ability to run at system clock
speeds up to 300 MHz.
Altera and Partner Development Kits
Altera Product Catalog
•
2011
Development Kits
•
www.altera.com
57