IPT-C2H-NIOS Altera, IPT-C2H-NIOS Datasheet - Page 103
IPT-C2H-NIOS
Manufacturer Part Number
IPT-C2H-NIOS
Description
C2H COMPILER FOR NIOS II
Manufacturer
Altera
Series
Nios®IIr
Type
Nios IIr
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPT-C2H-NIOS
Function
C to Hardware Compiler
License
Initial License
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
FPGA
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 103 of 138
- Download datasheet (911Kb)
Figure 4–3. Multiplier Resources
Altera Corporation
November 2009
1
The pipeline value associated with the resource specifies the number of
clock cycles that the hardware logic requires for the calculation to
complete. Pipelined logic can typically operate at higher clock
frequencies due to the additional latency introduced. The C2H Compiler
factors in the pipelining of the hardware and schedules the accelerated
function accordingly to maximize data throughput. When the report does
not show a pipeline value for a resource, that means that the operator is
purely combinational, with no latency.
Nios II C2H Compiler User Guide
The resource usage does not reflect the final resource utilization
of the compiled hardware. When ANSI C code is compiled,
small integer data types are promoted to the int data type. In
Figure 4–3
though the operands are short (16 bits). The C2H Compiler
performs the same integer data promotion, creating a 32-bit
multiplier. When the Quartus II software compiles the hardware
design, the synthesized multiplier is 16 bits in width.
we can see that the multiplier is 32 bits wide even
9.1
Understanding the C2H View
4–9
Related parts for IPT-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: