IPT-C2H-NIOS Altera, IPT-C2H-NIOS Datasheet - Page 57
IPT-C2H-NIOS
Manufacturer Part Number
IPT-C2H-NIOS
Description
C2H COMPILER FOR NIOS II
Manufacturer
Altera
Series
Nios®IIr
Type
Nios IIr
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPT-C2H-NIOS
Function
C to Hardware Compiler
License
Initial License
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
FPGA
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 57 of 138
- Download datasheet (911Kb)
Example 3–9. Equivalent Pointers
void equivalent_pointers(char *packed_data)
{
}
Altera Corporation
November 2009
char ms_nibble = *packed_data >> 4;
char ls_nibble = *packed_data & 0x0f;
...
Because the array subscript operation and the member operation for
structures and unions can be expressed in terms of an address
computation and a pointer dereference, this section is fundamental to
understanding how arrays, structures, and unions translate to hardware
as well.
Creation of Avalon-MM master ports
In general, the C2H Compiler creates a master port on the accelerator for
every instance of the indirection operator. The following are exceptions to
this rule:
■
■
■
Consolidation of Equivalent Pointers
The C2H Compiler consolidates pointer dereferences when it determines
that the address expressions are always equal and the referenced data
cannot change between dereferences. In this case, the pointer
dereferences share an Avalon-MM master port.
Example 3–9
C2H Compiler consolidates them into a single master port.
The C2H Compiler identifies certain opportunities for optimization.
In some cases it can collapse multiple master ports to a single master
port without affecting performance, which reduces resource
utilization.
If the C2H Compiler determines that two pointers are exactly
equivalent, it consolidates them to a single master port.
There are considerations for multidimensional arrays. Refer to
section
“Array Subscript Operator” on page
shows two dereferences that are identical. The
9.1
C-to-Hardware Mapping Reference
Nios II C2H Compiler User Guide
3–26.
3–17
Related parts for IPT-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: