EVALPM6680 STMicroelectronics, EVALPM6680 Datasheet - Page 44

• Manufacturer Part Number: EVALPM6680
• Description: BOARD EVALUATION FOR PM6680
• Manufacturer: STMicroelectronics

Specifications of EVALPM6680

• Mfg Application Notes: PM6680 Eval Kit, AN2566 App Note
• Main Purpose: DC/DC, Step Down with LDO
• Outputs And Type: 3, Non-Isolated
• Power - Output: 13.25W
• Voltage - Output: 1.05V, 1.5V, 5V
• Current - Output: 5A, 5A, 100mA
• Voltage - Input: 6 ~ 28V
• Regulator Topology: Buck
• Frequency - Switching: 200kHz, 300kHz
• Board Type: Fully Populated
• Utilized Ic / Part: PM6680
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-6241

Device description
44/49
●
●
Figure 41. Current paths, ground connection and driver traces layout
●
●
●
●
possible. Place the synchronous diode D near the LS MOSFET. Connect the LS
MOSFET drain to the switching node with a short trace.
Place input capacitors near HS MOSFET drain. It is recommended to use the same
input voltage plan for both the switching sections, in order to put together all input
capacitors.
Place all the sensitive analog signals (feedbacks, voltage reference, current sense
paths) on the bottom side of the board or in an inner layer. Isolate them from the power
top side with a signal ground layer, SGND. Connect the SGND and PGND plans only in
one point (a multiple vias connection is preferable to a 0 ohm resistor connection) near
the PGND device pin. Place the device on the top or on the bottom size and connect
the exposed pad and the SGND pins to the SGND plan (see
As general rule, make the high side and low side drivers traces wide and short. The
high side driver is powered by the bootstrap circuit. It's very important to place
capacitor CBOOT and diode DBOOT as near as possible to the HGATE pin (for
example on the layer opposite to the device). Route HGATE and PHASE traces as near
as possible in order to minimize the area between them.
The Low side gate driver is powered by the 5V linear regulator output. Placing PGND
and LGATE pins near the low side MOSFETs reduces the length of the traces and the
crosstalk noise between the two sections.
The linear regulator output LDO5 is referred to SGND as long as the reference voltage
Vref. Place their output filtering capacitors as near as possible to the device.
Place input filtering capacitors near VCC and VIN pins.
It would be better if the feedback networks connected to COMP, FB and OUT pins are
"referred" to S
GND
in the same point as reference voltage V
ref
Figure 41
. To avoid capacitive
).
PM6680