HW-SPAR3E-SK-US-G Xilinx Inc, HW-SPAR3E-SK-US-G Datasheet - Page 107
![no-image](/images/no-image-200.jpg)
HW-SPAR3E-SK-US-G
Manufacturer Part Number
HW-SPAR3E-SK-US-G
Description
KIT STARTER SPARTAN-3E
Manufacturer
Xilinx Inc
Specifications of HW-SPAR3E-SK-US-G
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1507
- XC3S100E-4VQG100C PDF datasheet
- HW-USB-G_PRODUCT_CHANGE PDF datasheet #2
- HW-SPAR3E-SK-US-G PDF datasheet #3
- Current page: 107 of 233
- Download datasheet (6Mb)
Start-Up
At the end of configuration, the FPGA automatically pulses
the Global Set/Reset (GSR) signal, placing all flip-flops in a
known state. After configuration completes, the FPGA
switches over to the user application loaded into the FPGA.
The sequence and timing of how the FPGA switches over is
programmable as is the clock source controlling the
sequence.
The default start-up sequence appears in
the Global Three-State signal (GTS) is released one clock
cycle after DONE goes High. This sequence allows the
DONE signal to enable or disable any external logic used
during configuration before the user application in the FPGA
starts driving output signals. One clock cycle later, the Glo-
bal Write Enable (GWE) signal is released. This allows sig-
nals to propagate within the FPGA before any clocked
storage elements such as flip-flops and block ROM are
enabled.
The function of the dual-purpose I/O pins
VS[2:0], HSWAP, and A[23:0]
DONE pin goes High. When DONE is High, these pins
become user I/Os. Like all user-I/O pins, GTS controls when
the dual-purpose pins can drive out.
DS312-2 (v3.8) August 26, 2009
Product Specification
R
,
also changes when the
,
Figure
such as M[2:0],
69, where
www.xilinx.com
The relative timing of configuration events is programmed
via the Bitstream Generator (BitGen) options in the Xilinx
development software. For example, the GTS and GWE
events can be programmed to wait for all the DONE pins to
High on all the devices in a multiple-FPGA daisy-chain, forc-
ing the FPGAs to start synchronously. Similarly, the start-up
sequence can be paused at any stage, waiting for selected
DCMs to lock to their respective input clock signals. See
also
By default, the start-up sequence is synchronized to CCLK.
Alternatively, the start-up sequence can be synchronized to
a user-specified clock from within the FPGA application
using the STARTUP_SPARTAN3E library primitive and by
setting the
FPGA application can optionally assert the GSR and GTS
signals via the STARTUP_SPARTAN3E primitive. For JTAG
configuration, the start-up sequence can be synchronized
to the TCK clock input.
Stabilizing DCM Clocks Before User
Start-Up Clock
Start-Up Clock
Figure 69: Default Start-Up Sequence
DONE
DONE
Phase
Phase
StartupClk
GWE
GWE
GTS
GTS
DONE High
0
0
bitstream generator option. The
1
1
Default Cycles
Sync-to-DONE
2
2
3
3
Functional Description
4
4
5
5
DS312-2_60_022305
Mode.
6 7
6 7
107
Related parts for HW-SPAR3E-SK-US-G
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![HW-SPAR3E-SK-UK-G](/photos/24/12/241249/4579285_tmb.jpg)
Part Number:
Description:
KIT STARTER SPARTAN-3E
Manufacturer:
Xilinx Inc
Datasheet:
![HW-SPAR3E-SK-US](/images/no-image3.png)
Part Number:
Description:
KIT STARTER SPARTAN-3E
Manufacturer:
Xilinx Inc
Datasheet:
![HW-SPAR3E-DISP-DK-UNI-G-PROMO](/images/no-image3.png)
Part Number:
Description:
KIT DEV SPARTAN3E DISPLAY
Manufacturer:
Xilinx Inc
![HW-SPAR3E-DISP-DK-UNI-G](/images/no-image3.png)
Part Number:
Description:
KIT DEV SPARTAN3E DISPLAY
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7CPG56C](/photos/6/70/67083/xc2c64a-7cpg56c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-7VQG44C](/photos/6/70/67084/xc9572xl-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet: