HW-SPAR3E-SK-US-G Xilinx Inc, HW-SPAR3E-SK-US-G Datasheet - Page 38
HW-SPAR3E-SK-US-G
Manufacturer Part Number
HW-SPAR3E-SK-US-G
Description
KIT STARTER SPARTAN-3E
Manufacturer
Xilinx Inc
Specifications of HW-SPAR3E-SK-US-G
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1507
- XC3S100E-4VQG100C PDF datasheet
- HW-USB-G_PRODUCT_CHANGE PDF datasheet #2
- HW-SPAR3E-SK-US-G PDF datasheet #3
- Current page: 38 of 233
- Download datasheet (6Mb)
Functional Description
Block RAM Port Signal Definitions
Representations
RAMB16_S[w
RAMB16_S[w] with their associated signals are shown in
Figure 32a
defined in
SSR) on the block RAM are active High. However, optional
inverters on the control signals change the polarity of the
active edge to active Low.
38
Notes:
1.
2.
3.
4.
DIA[w
DIB[w
ADDRA[r
ADDRB[r
DIPB[p
DIPA[p
w
p
r
The control signals CLK, WE, EN, and SSR on both ports have the option of inverted polarity.
A
Table
A
A
and
and r
A
B
and p
and w
–p
–p
A
]_S[w
SSRA
A
A
A
SSRB
B
B
B
CLKA
CLKB
B
Figure
WEA
WEB
–1:0]
–1:0]
–1:0]
–1:0]
–1:0]
–1:0]
23. The control signals (WE, EN, CLK, and
ENA
ENB
B
B
are integers representing the address bus width at ports A and B, respectively.
are integers that indicate the number of data path lines serving as parity bits.
are integers representing the total data path width (i.e., data bits plus parity bits) at Ports A and B, respectively.
B
of
]
32b, respectively. These signals are
and
RAMB16_S
(a) Dual-Port
the
the
dual-port
W A
single-port
_S
W B
Figure 32: Block RAM Primitives
DOPA[p
DOA[w
DOPB[p
DOB[w
primitive
primitive
A
B
A
–p
B
–p
www.xilinx.com
–1:0]
–1:0]
A
B
–1:0]
–1:0]
Design Note
Whenever a block RAM port is enabled (ENA or
ENB = High), all address transitions must meet the data
sheet setup and hold times with respect to the port clock
(CLKA or CLKB), as shown in
requirement must be met even if the RAM read output is of
no interest.
ADDR[r–1:0]
DI[w–p–1:0]
DIP[p–1:0]
SSR
CLK
WE
EN
(b) Single-Port
RAMB16_Sw
DS312-2 (v3.8) August 26, 2009
Table 103, page
Product Specification
DOP[p–1:0]
DO[w–p–1:0]
DS312-2_03_111105
142.This
R
Related parts for HW-SPAR3E-SK-US-G
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT STARTER SPARTAN-3E
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
KIT STARTER SPARTAN-3E
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
KIT DEV SPARTAN3E DISPLAY
Manufacturer:
Xilinx Inc
Part Number:
Description:
KIT DEV SPARTAN3E DISPLAY
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet: