ATTINY20-MMHR Atmel, ATTINY20-MMHR Datasheet - Page 148

• Manufacturer Part Number: ATTINY20-MMHR
• Description: MCU AVR 2KB FLASH 12MHZ 20QFN
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY20-MMHR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 12MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 12
• Program Memory Size: 2KB (1K x 16)
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

17.5.3
148
ATtiny20
TWSSRA – TWI Slave Status Register A
• Bits 1:0 – TWCMD[1:0]: TWI Command
Writing these bits triggers the slave operation as defined by
operation depends on the TWI slave interrupt flags, TWDIF and TWASIF. The Acknowledge
Action is only executed when the slave receives data bytes or address byte from the master.
Table 17-2.
Writing the TWCMD bits will automatically release the SCL line and clear the TWCH and slave
interrupt flags.
TWAA and TWCMDn bits can be written at the same time. Acknowledge Action will then be exe-
cuted before the command is triggered.
The TWCMDn bits are strobed and always read zero.
• Bit 7 – TWDIF: TWI Data Interrupt Flag
This flag is set when a data byte has been successfully received, i.e. no bus errors or collisions
have occurred during the operation. When this flag is set the slave forces the SCL line low,
stretching the TWI clock period. The SCL line is released by clearing the interrupt flags.
Writing a one to this bit will clear the flag. This flag is also automatically cleared when writing a
valid command to the TWCMDn bits in TWSCRB.
• Bit 6 – TWASIF: TWI Address/Stop Interrupt Flag
This flag is set when the slave detects that a valid address has been received, or when a trans-
mit collision has been detected. When this flag is set the slave forces the SCL line low,
stretching the TWI clock period. The SCL line is released by clearing the interrupt flags.
Bit
0x2B
Read/Write
Initial Value
TWCMD[1:0]
00
01
10
11
TWI Slave Command
TWDIF
R/W
7
0
Used to complete transaction
Used in response to an Address Byte (TWASIF is set)
Used in response to a Data Byte (TWDIF is set)
TWDIR
X
X
0
1
0
1
0
1
TWASIF
R/W
6
0
Operation
No action
Reserved
Execute Acknowledge Action, then wait for any START (S/Sr) condition
Wait for any START (S/Sr) condition
Execute Acknowledge Action, then receive next byte
Execute Acknowledge Action, then set TWDIF
Execute Acknowledge Action, then wait for next byte
No action
TWCH
5
R
0
TWRA
R
4
0
TWC
R/W
3
0
Table 17-2 on page
TWBE
R/W
2
0
TWDIR
R/W
1
0
TWAS
R/W
148. The type of
0
0
8235B–AVR–04/11
TWSSRA