P80C592FFA/00,512 NXP Semiconductors, P80C592FFA/00,512 Datasheet - Page 99

• Manufacturer Part Number: P80C592FFA/00,512
• Description: IC 80C51 MCU 8BIT ROMLESS 68PLCC
• Manufacturer: NXP Semiconductors
• Series: 80Cr

Specifications of P80C592FFA/00,512

• Program Memory Type: ROMless
• Package / Case: 68-PLCC
• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: CAN, EBI/EMI, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 48
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: P80C5x
• Core: 80C51
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: CAN/UART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 40
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Cpu Family: 80C
• Device Core: 80C51
• Device Core Size: 8b
• Frequency (max): 16MHz
• Program Memory Size: Not Required
• Total Internal Ram Size: 512Byte
• # I/os (max): 40
• Number Of Timers - General Purpose: 3
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4.5V
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 68
• Package Type: PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 568-1241-5; 935086530512; P80C592FFAA

Philips Semiconductors
1996 Jun 27
LOC
00A0
00A1
00A2
00A5
00A7
00A9
00AB
00AD
00AE
00AF
00B0
8-bit microcontroller with on-chip CAN
OBJ
020080
LINE SOURCE
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
; jump-address for a CAN-controller interrupt
CSEG at 2BH
; data storage
DSEG at 20H
BSEG at 00H
;********************************************************************************************************
;CAN-controller interrupt-handler
;
;Only the receive-interrupt is coded.
;
;*******************************************************************************************************
CSEG at 080H
;commands for the CAN-controller / DMA logic
CAN_REF_REL
CAN_RX_DMA
; addresses of CAN-controller internal registers
CAN_REF
; masks
INT_FLAG_MASK EQU
ID2_0_MASK
LJMP
CAN_INT_IMAGE: DS
CAN_INT_RX:
CAN_INT_TX:
CAN_INT_KR:
CAN_INT_OV:
CAN_INT_WK:
99
EQU
EQU
EQU
EQU
CAN_INT_HANDLER
DBIT
DBIT
DBIT
DBIT
DBIT
00000100B
80H + 22
20
00011111B
11100000B
1
1
1
1
1
1
;Release Receive Buffer
;Rx DMA-transfer
;1st address of Rx-buffer
;all CAN's interrupt-flags
;only ID.2 ... ID.0 bits
; CAN's interrupt-vector
; = CAN_INT_IMAGE.0
; = CAN_INT_IMAGE.1
; = CAN_INT_IMAGE.2
; = CAN_INT_IMAGE.3
; = CAN_INT_IMAGE.4
Product specification
P8xC592