ST72F621L4M1 STMicroelectronics, ST72F621L4M1 Datasheet - Page 83

IC MCU 8BIT LS 16K 34-SOIC

ST72F621L4M1

Manufacturer Part Number
ST72F621L4M1
Description
IC MCU 8BIT LS 16K 34-SOIC
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F621L4M1

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
34-SOIC (7.5mm Width)
Processor Series
ST72F6x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
SCI, SPI, USB
Maximum Clock Frequency
12 MHz
Number Of Programmable I/os
23
Number Of Timers
2
Operating Supply Voltage
4 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
On-chip Adc
10 bit
For Use With
497-5046 - KIT TOOL FOR ST7/UPSD/STR7 MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
In Transition
Other names
497-2112-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F621L4M1
Manufacturer:
ST
Quantity:
2 272
Part Number:
ST72F621L4M1
Manufacturer:
ST
Quantity:
5
Part Number:
ST72F621L4M1ES
Manufacturer:
ST
0
Part Number:
ST72F621L4M1L
Manufacturer:
ST
0
10.6 USB INTERFACE (USB)
10.6.1 Introduction
The USB Interface implements a low-speed func-
tion interface between the USB and the ST7 mi-
crocontroller. It is a highly integrated circuit which
includes the transceiver, 3.3 voltage regulator, SIE
and DMA. No external components are needed
apart from the external pull-up on USBDM for low
speed recognition by the USB host. The use of
DMA architecture allows the endpoint definition to
be completely flexible. Endpoints can be config-
ured by software as in or out.
10.6.2 Main Features
10.6.3 Functional Description
The block diagram in
of the USB interface hardware.
Figure 50. USB Block Diagram
USBGND
USBVCC
USBDM
USB Specification Version 1.1 Compliant
Supports Low-Speed USB Protocol
Two or Three Endpoints (including default one)
depending on the device (see device feature list
and register map)
CRC generation/checking, NRZI encoding/
decoding and bit-stuffing
USB Suspend/Resume operations
DMA Data transfers
On-Chip 3.3V Regulator
On-Chip USB Transceiver
USBDP
Figure
Transceiver
Voltage
Regulator
3.3V
50, gives an overview
SIE
Doc ID 6996 Rev 5
6 MHz
For general information on the USB, refer to the
“Universal Serial Bus Specifications” document
available at http//:www.usb.org.
Serial Interface Engine
The SIE (Serial Interface Engine) interfaces with
the USB, via the transceiver.
The SIE processes tokens, handles data transmis-
sion/reception, and handshaking as required by
the USB standard. It also performs frame format-
ting, including CRC generation and checking.
Endpoints
The Endpoint registers indicate if the microcon-
troller is ready to transmit/receive, and how many
bytes need to be transmitted.
DMA
When a token for a valid Endpoint is recognized by
the USB interface, the related data transfer takes
place, using DMA. At the end of the transaction, an
interrupt is generated.
Interrupts
By reading the Interrupt Status register, applica-
tion software can know which USB event has oc-
curred.
REGISTERS
INTERRUPT
REGISTERS
ENDPOINT
DMA
Address,
data buses
and interrupts
MEMORY
ST7262xxx
CPU
83/139

Related parts for ST72F621L4M1