ST10F272M-4QR3 STMicroelectronics, ST10F272M-4QR3 Datasheet - Page 103

no-image

ST10F272M-4QR3

Manufacturer Part Number
ST10F272M-4QR3
Description
MCU 16BIT 256K FLASH 144-PQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10F272M-4QR3

Core Processor
ST10
Core Size
16-Bit
Speed
40MHz
Connectivity
ASC, CAN, EBI/EMI, I²C, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
144-MQFP, 144-PQFP
Processor Series
ST10F27x
Core
ST10
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F272M-4QR3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F272M-4QR3
Manufacturer:
ST
0
ST10F272M
Note:
21.2.1
21.2.2
21.3
Before entering power-down mode (by executing the instruction PWRDN), bit VREGOFF in
XMISC register must be set.
Leaving the main voltage regulator active during power-down may lead to unexpected
behavior (example: CPU wake-up) and power consumption higher than what is specified.
Protected power-down mode
This mode is selected when PWDCFG (bit 5) of SYSCON register is cleared. The protected
power-down mode is only activated if the NMI pin is pulled low when executing PWRDN
instruction (this means that the PWRD instruction belongs to the NMI software routine). This
mode is only deactivated with an external hardware reset on RSTIN pin.
Interruptible power-down mode
This mode is selected when PWDCFG (bit 5) of SYSCON register is set.
The interruptible power-down mode is only activated if all the enabled fast external interrupt
pins are in their inactive level.
This mode is deactivated with an external reset applied to RSTIN pin or with an interrupt
request applied to one of the fast external interrupt pins, or with an interrupt generated by
the real-time clock, or with an interrupt generated by the activity on CAN’s and I
interfaces. To allow the internal PLL and clock to stabilize, the RSTIN pin must be held low
according the recommendations described in
An external RC circuit must be connected to RPD pin, as shown in the
Figure 36. External RC circuitry on RPD pin
To exit power-down mode with an external interrupt, an EXxIN (x = 7...0) pin has to be
asserted for at least 40 ns.
Stand-by mode
In stand-by mode, it is possible to turn off the main V
through the dedicated pin of the ST10F272M.
To enter stand-by mode it is mandatory to held the device under reset: once the device is
under reset, the RAM is disabled (see XRAM2EN bit of XPERCON register), and its digital
interface is frozen in order to avoid any kind of data corruption.
A dedicated embedded low-power voltage regulator is implemented to generate the internal
low voltage supply (about 1.65 V in stand-by mode) to bias all those circuits that shall
remain active: the portion of XRAM (16 Kbytes for ST10F272M), the RTC counters and
32 kHz on-chip oscillator amplifier.
ST10F272M
RPD
Chapter 20: System reset on page
+
V
DD
R0
C0
220 kΩ minimum
1 µF typical
DD
provided that V
Power reduction modes
Figure
STBY
is available
36.
2
C module
77.
103/176

Related parts for ST10F272M-4QR3