IC M16C MCU FLASH 64K 100-QFP

M30622F8PFP#D5C

Manufacturer Part NumberM30622F8PFP#D5C
DescriptionIC M16C MCU FLASH 64K 100-QFP
ManufacturerRenesas Electronics America
SeriesM16C™ M16C/60
M30622F8PFP#D5C datasheet
 


Specifications of M30622F8PFP#D5C

Core ProcessorM16C/60Core Size16-Bit
Speed24MHzConnectivityI²C, IEBus, UART/USART
PeripheralsDMA, WDTNumber Of I /o85
Program Memory Size64KB (64K x 8)Program Memory TypeFLASH
Ram Size4K x 8Voltage - Supply (vcc/vdd)2.7 V ~ 5.5 V
Data ConvertersA/D 26x10b; D/A 2x8bOscillator TypeInternal
Operating Temperature-20°C ~ 85°CPackage / Case100-QFP
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantEeprom Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
Page 74/103

Download datasheet (2Mb)Embed
PrevNext
M16C/62P Group (M16C/62P, M16C/62PT)
Switching Characteristics
(V
= V
= 5V, V
= 0V, at T
CC1
CC2
SS
Table 5.48
Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area
access and multiplex bus selection)
Symbol
t
Address Output Delay Time
d(BCLK-AD)
t
Address Output Hold Time (in relation to BCLK)
h(BCLK-AD)
t
Address Output Hold Time (in relation to RD)
h(RD-AD)
t
Address Output Hold Time (in relation to WR)
h(WR-AD)
t
Chip Select Output Delay Time
d(BCLK-CS)
t
Chip Select Output Hold Time (in relation to BCLK)
h(BCLK-CS)
t
Chip Select Output Hold Time (in relation to RD)
h(RD-CS)
t
Chip Select Output Hold Time (in relation to WR)
h(WR-CS)
t
RD Signal Output Delay Time
d(BCLK-RD)
t
RD Signal Output Hold Time
h(BCLK-RD)
t
WR Signal Output Delay Time
d(BCLK-WR)
t
WR Signal Output Hold Time
h(BCLK-WR)
t
Data Output Delay Time (in relation to BCLK)
d(BCLK-DB)
t
Data Output Hold Time (in relation to BCLK)
h(BCLK-DB)
t
Data Output Delay Time (in relation to WR)
d(DB-WR)
t
Data Output Hold Time (in relation to WR)
h(WR-DB)
t
HLDA Output Delay Time
d(BCLK-HLDA)
t
ALE Signal Output Delay Time (in relation to BCLK)
d(BCLK-ALE)
t
ALE Signal Output Hold Time (in relation to BCLK)
h(BCLK-ALE)
t
ALE Signal Output Delay Time (in relation to Address)
d(AD-ALE)
t
ALE Signal Output Hold Time (in relation to Address)
h(AD-ALE)
t
RD Signal Output Delay From the End of Address
d(AD-RD)
t
WR Signal Output Delay From the End of Address
d(AD-WR)
t
Address Output Floating Start Time
dz(RD-AD)
NOTES:
1. Calculated according to the BCLK frequency as follows:
9
0.5x10
[
]
----------------------- - 10 ns
(
)
f BCLK
2. Calculated according to the BCLK frequency as follows:
9
0.5x10
[
]
50
----------------------- -
ns
(
)
f BCLK
3. Calculated according to the BCLK frequency as follows:
9
0.5x10
[
]
40
----------------------- -
ns
(
)
f BCLK
4. Calculated according to the BCLK frequency as follows:
9
0.5x10
[
]
----------------------- - 15 ns
(
)
f BCLK
Rev.2.41
Jan 10, 2006
Page 72 of 96
REJ03B0001-0241
= −20 to 85°C / −40 to 85°C unless otherwise specified)
opr
Parameter
n is “2” for 2-wait setting, “3” for 3-wait setting.
5. Electrical Characteristics
V
=V
CC1
CC2
Standard
Min.
Max.
50
4
(NOTE 1)
(NOTE 1)
50
4
(NOTE 1)
(NOTE 1)
40
0
40
0
See
Figure 5.12
50
4
(NOTE 2)
(NOTE 1)
40
25
− 4
(NOTE 3)
(NOTE 4)
0
0
8
=3V
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns