IC M16C MCU FLASH 64K 100-QFP

M30622F8PFP#D5C

Manufacturer Part NumberM30622F8PFP#D5C
DescriptionIC M16C MCU FLASH 64K 100-QFP
ManufacturerRenesas Electronics America
SeriesM16C™ M16C/60
M30622F8PFP#D5C datasheet
 

Specifications of M30622F8PFP#D5C

Core ProcessorM16C/60Core Size16-Bit
Speed24MHzConnectivityI²C, IEBus, UART/USART
PeripheralsDMA, WDTNumber Of I /o85
Program Memory Size64KB (64K x 8)Program Memory TypeFLASH
Ram Size4K x 8Voltage - Supply (vcc/vdd)2.7 V ~ 5.5 V
Data ConvertersA/D 26x10b; D/A 2x8bOscillator TypeInternal
Operating Temperature-20°C ~ 85°CPackage / Case100-QFP
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantEeprom Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
Page 81/103

Download datasheet (2Mb)Embed
PrevNext
M16C/62P Group (M16C/62P, M16C/62PT)
Memory Expansion Mode, Microprocessor Mode
(for 3-wait setting and external area access)
Read timing
t
cyc
BCLK
t
d(BCLK-CS)
30ns.max
CSi
t
d(BCLK-AD)
30ns.max
ADi
BHE
t
d(BCLK-ALE)
30ns.max
ALE
RD
Hi-Z
DBi
Write timing
t
cyc
BCLK
t
d(BCLK-CS)
30ns.max
CSi
t
d(BCLK-AD)
30ns.max
ADi
BHE
t
d(BCLK-ALE)
30ns.max
ALE
WR, WRL
WRH
DBi
Hi-Z
1
t
=
cyc
f(BCLK)
Measuring conditions
· V
=V
=3V
CC1
CC2
· Input timing voltage : V
· Output timing voltage : V
Figure 5.19
Timing Diagram (7)
Rev.2.41
Jan 10, 2006
Page 79 of 96
REJ03B0001-0241
t
h(BCLK-ALE)
-4ns.min
t
d(BCLK-RD)
30ns.max
t
ac2(RD-DB)
(3.5 × t
-60)ns.max
cyc
t
h(BCLK-ALE)
-4ns.min
t
d(BCLK-WR)
30ns.max
t
d(BCLK-DB)
40ns.max
t
d(DB-WR)
(2.5 × t
-40)ns.min
cyc
=0.6V, V
=2.4V
IL
IH
=1.5V, V
=1.5V
OL
OH
5. Electrical Characteristics
V
= V
= 3V
CC1
CC2
t
h(BCLK-CS)
4ns.min
t
h(BCLK-AD)
4ns.min
t
h(RD-AD)
0ns.min
t
h(BCLK-RD)
0ns.min
t
t
su(DB-RD)
h(RD-DB)
50ns.min
0ns.min
t
h(BCLK-CS)
4ns.min
t
h(BCLK-AD)
4ns.min
t
h(WR-AD)
(0.5 × t
-10)ns.min
cyc
t
h(BCLK-WR)
0ns.min
t
h(BCLK-DB)
4ns.min
t
h(WR-DB)
(0.5 × tcyc-10)ns.min