M30624FGAFP#U3 Renesas Electronics America, M30624FGAFP#U3 Datasheet - Page 392

• Manufacturer Part Number: M30624FGAFP#U3
• Description: IC M16C MCU FLASH 100QFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/60r

Specifications of M30624FGAFP#U3

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 16MHz
• Connectivity: SIO, UART/USART
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 85
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 20K x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-QFP
• For Use With: 867-1000 - KIT QUICK START RENESAS 62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Clock-Synchronous Serial I/O
Transmission
Reception
(1) With an external clock selected, perform the following set-up procedure with the CLKi pin
(1) In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock.
(2) With the internal clock selected, setting the transmit enable bit to “1” (transmission-enabled
(3) In receiving data in succession, an overrun error occurs when the next reception data is made
(4) To receive data in succession, set dummy data in the lower-order byte of the UARTi transmit
(5) With an external clock selected, perform the following set-up procedure with the CLKi pin
(6) Output from the RTS pin goes to “L” level as soon as the receive enable bit is set to “1”. This
input level = “H” if the CLK polarity select bit = “0” or with the CLKi pin input level = “L” if the
CLK polarity select bit = “1”:
Fix settings for transmission even when using the device only for reception. Dummy data is
output to the outside from the TxDi pin (transmission pin) when receiving data.
status) and setting dummy data in the UARTi transmission buffer register generates a shift
clock.
With the external clock selected, a shift clock is generated when the transmit enable bit is set
to “1”, dummy data is set in the UARTi transmit buffer register, and the external clock is input
to the CLKi pin.
ready in the UARTi receive register with the receive complete flag set to “1” (before the
content of the UARTi receive buffer register is read), and overrun error flag is set to “1”. In this
instance, the next data is written to the UARTi receive buffer register, so handle with this
problem by writing programs on transmission side and reception side so that the previous
data is transmitted again.
If an overrun error occurs, the UARTi receive interrupt request bit does not change.
buffer register every time reception is made.
input level = “H” if the CLK polarity select bit = “0” or with the CLKi pin input level = “L” if the
CLK polarity select bit = “1”:
is not related to the content of the transmit buffer empty flag or the content of the transmit
enable bit.
Output from the RTS pin goes to “H” level when reception starts, and goes to “L” level when
reception is completed. This is not related to the content of the transmit buffer empty flag or
the content of the receive complete flag.
1. Set the transmit enable bit (to “1”)
2. Write transmission data to the UARTi transmit buffer register
3. “L” level input to the CTSi pin (when the CTS function is selected)
1. Set receive enable bit (to “1”)
2. Set transmit enable bit (to “1”)
3. Write dummy data to the UARTi transmit buffer register
_______
_______
________
_______
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M16C / 62A Group
Mitsubishi microcomputers
2-73