M30624FGAFP#U3 Renesas Electronics America, M30624FGAFP#U3 Datasheet - Page 479

IC M16C MCU FLASH 100QFP

M30624FGAFP#U3

Manufacturer Part Number
M30624FGAFP#U3
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30624FGAFP#U3

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
For Use With
867-1000 - KIT QUICK START RENESAS 62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
MITSUBIS
Quantity:
1
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
RENESAS
Quantity:
20 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
2-160
Address Match Interrupt
Operation (1) The address match interrupt handling routine sets an address to be used to cause the ad-
Figure 2.12.4. Set-up procedure of address match interrupt
2.12.2 Operation of Address Match Interrupt
The following is an operation of address match interrupt. Figure 2.12.4 shows the set-up procedure of
address match interrupt, and Figure 2.12.5 shows the overview of the address match interrupt handling
routine.
(b23)
Setting address match interrupt enable register
b7
Setting address match interrupt register
b7
(2) Setting the address match enable flag to “1” enables an interrupt to occur.
(3) An address match interrupt occurs immediately before the instruction in the address indicated
dress match interrupt register to generate an interrupt.
by the address match interrupt register as a program is executed.
(b20)
b4
(b19)
b3
(b16)
b0
b0
(b15)
Address match interrupt enable register [Address 0009
AIER
Address match interrupt 0 enable bit
Address match interrupt 1 enable bit
b7
1: Interrupt enabled
1: Interrupt enabled
Address match interrupt register 0 [Address 0012
RMAD0
Address match interrupt register 1 [Address 0016
RMAD1
(b8)
b0
b7
Can be set to “00000
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
16
” to “FFFFF
b0
16
]
16
M16C / 62A Group
Mitsubishi microcomputers
16
16
to 0010
to 0014
16
16
]
]

Related parts for M30624FGAFP#U3