PIC18F6585-I/L Microchip Technology, PIC18F6585-I/L Datasheet - Page 75

• Manufacturer Part Number: PIC18F6585-I/L
• Description: Microcontrollers (MCU) 48KB 3328 RAM 52 I/O
• Manufacturer: Microchip Technology

Specifications of PIC18F6585-I/L

• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 3.25 KB
• Interface Type: I2C/SPI/AUSART/CAN
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 53
• Number Of Timers: 5
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136, DM183032
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12-ch x 10-bit
• Program Memory Type: Flash
• Program Memory Size: 48 KB
• Package / Case: PLCC-68
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

TABLE 4-3:
 2004 Microchip Technology Inc.
RXF15EIDH
RXF15SIDL
RXF15SIDH
RXF14EIDL
RXF14EIDH
RXF14SIDL
RXF14SIDH
RXF13EIDL
RXF13EIDH
RXF13SIDL
RXF13SIDH
RXF12EIDL
RXF12EIDH
RXF12SIDL
RXF12SIDH
RXF11EIDL
RXF11EIDH
RXF11SIDL
RXF11SIDH
RXF10EIDL
RXF10EIDH
RXF10SIDL
RXF10SIDH
RXF9EIDL
RXF9EIDH
RXF9SIDL
RXF9SIDH
RXF8EIDL
RXF8EIDH
RXF8SIDL
RXF8SIDH
RXF7EIDL
RXF7EIDH
RXF7SIDL
RXF7SIDH
RXF6EIDL
RXF6EIDH
RXF6SIDL
RXF6SIDH
RXF5EIDL
RXF5EIDH
Legend:
Note
File Name
1:
2:
3:
4:
5:
6:
7:
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
x = unknown, u = unchanged, – = unimplemented, q = value depends on condition
RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read ‘0’ in all other oscillator
modes.
Bit 21 of the TBLPTRU allows access to the device configuration bits.
These registers are unused on PIC18F6X80 devices; always maintain these clear.
These bits have multiple functions depending on the CAN module mode selection.
Meaning of this register depends on whether this buffer is configured as transmit or receive.
RG5 is available as an input when MCLR is disabled.
This register reads all ‘0’s until the ECAN module is set up in Mode 1 or Mode 2.
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID10
EID15
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
SID2
EID7
Bit 7
REGISTER FILE SUMMARY (CONTINUED)
EID14
EID14
EID14
EID14
EID14
EID14
EID14
EID14
EID14
EID14
EID14
Bit 6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
SID1
SID9
EID6
EID13
EID13
EID13
EID13
EID13
EID13
EID13
EID13
EID13
EID13
EID13
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
SID0
SID8
EID5
Bit 5
PIC18F6585/8585/6680/8680
EID12
EID12
EID12
EID12
EID12
EID12
EID12
EID12
EID12
EID12
EID12
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
SID7
EID4
Bit 4
—
—
—
—
—
—
—
—
—
—
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EXIDEN
EID11
EID11
EID11
EID11
EID11
EID11
EID11
EID11
EID11
EID11
EID11
Bit 3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
SID6
EID3
EID10
EID10
EID10
EID10
EID10
EID10
EID10
EID10
EID10
EID10
EID10
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
SID5
EID2
Bit 2
—
—
—
—
—
—
—
—
—
—
EID17
EID17
EID17
EID17
EID17
EID17
EID17
EID17
EID17
EID17
Bit 1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
SID4
EID1
EID9
EID16
EID16
EID16
EID16
EID16
EID16
EID16
EID16
EID16
EID16
Bit 0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
SID3
EID0
EID8
DS30491C-page 73
xxxx xxxx 47, 230
xx-x x-xx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xx-x x-xx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xx-x x-xx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xx-x x-xx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xx-x x-xx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xxxx xxxx 47, 230
xx-x x-xx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 47, 230
xxxx xxxx 48, 230
xx-x x-xx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 48, 230
xx-x x-xx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 48, 230
xx-x x-xx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 48, 230
xx-x x-xx 48, 230
xxxx xxxx 48, 230
xxxx xxxx 43, 230
xxxx xxxx 43, 230
POR, BOR
Value on
on page:
Details