ISL6140/41EVAL1Z Intersil, ISL6140/41EVAL1Z Datasheet - Page 3

• Manufacturer Part Number: ISL6140/41EVAL1Z
• Description: EVAL BOARD 1 FOR ISL6140/41
• Manufacturer: Intersil

Specifications of ISL6140/41EVAL1Z

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Note that for both versions, although this is a digital
pin functionally, the logic high level is determined by
the external pull-up device, and the power supply to
which it is connected; the IC will not clamp it below the
V
have its own clamp, or if it would be damaged by a
high voltage, then an external clamp might be
necessary.
OV (OVERVOLTAGE) Pin 2
This analog input compares the voltage on the pin to
an internal voltage reference (nominal 1.223V). When
the input goes above the reference (low to high
transition), that signifies an OV (overvoltage)
condition, and the GATE pin is immediately pulled low
to shut off the external FET. Since there is 20mV of
nominal hysteresis built in, the GATE will remain off
until the OV pin drops below a 1.203V (nominal) high
to low threshold. A typical application will use an
external resistor divider from V
level as desired; a three-resistor divider can set both
OV and UV.
UV (Undervoltage) Pin 3
This analog input compares the voltage on the pin to
an internal voltage reference (nominal 1.223V). When
the input goes below the reference (high to low
transition), that signifies an UV (Under-Voltage)
condition, and the GATE pin is immediately pulled low
to shut off the external FET. Since there is 20mV of
nominal hysteresis built in, the GATE will remain off
until the UV pin rises above a 1.243V (nominal) low to
high threshold. A typical application will use an
external resistor divider from V
level as desired; a three-resistor divider can set both
OV and UV.
If there is an overcurrent condition, the GATE pin is
latched off, and the UV pin is then used to reset the
overcurrent latch; the pin must be externally pulled
below its trip point, and brought back up (toggled) in
order to turn the GATE back on (assuming the fault
condition has disappeared).
V
This is the most Negative Supply Voltage, such as in a -
48V system. Most of the other signals are referenced
DD
EE
voltage. Therefore, if the external device does not
Pin 4
3
DD
DD
to V
to V
EE
EE
, to set the OV
, to set the UV
ISL6140, ISL6150
relative to this pin, even though it may be far away
from what is considered a GND reference.
SENSE Pin 5
This analog input measures the voltage drop across an
external sense resistor (between SENSE and VEE), to
determine if the current exceeds an overcurrent trip
point, equal to nominal (50mV/R
of less than 2µs are filtered out; if longer spikes need
to be filtered, an additional RC time constant can be
added to stretch the time (see Figure 29; note that the
FET must be able to handle the high currents for the
additional time). To disable the overcurrent function,
connect the SENSE pin to V
GATE Pin 6
This analog output drives the gate of the external FET
used as a pass transistor. The GATE pin is high (FET is
on) when UV pin is high (above its trip point); the OV
pin is low (below its trip point), and there is no
overcurrent condition (V
the 3 conditions are violated, the GATE pin will be
pulled low, to shut off the FET.
The Gate is driven high by a weak (-45µA nominal)
pull-up current source, in order to slowly turn on the
FET. It is driven low by a strong (32mA nominal) pull-
down device, in order to shut off the FET very quickly
in the event of an overcurrent or shorted condition.
DRAIN Pin 7
This analog input compares the voltage of the external
FET DRAIN to the internal VPG reference (nominal
1.7V), for the Power Good function.
Note that the Power Good comparator does NOT turn
off the GATE pin. However, whenever the GATE is
turned off (by OV, UV or SENSE), the Power Good
Comparator will usually then switch to the
power-NOT-good state, since an off FET will have the
supply voltage across it.
V
This is the most positive power supply pin. It can range
from +10 to +80V (Relative to V
near 10V is expected, the user should carefully choose
a FET to match up with the reduced GATE voltage
shown in the specification table.
DD
Pin 8
SENSE
EE
.
- V
EE
SENSE
EE
). If operation down
<50mV). If any of
). Noise spikes
FN9039.4