AD8188ARUZ Analog Devices Inc, AD8188ARUZ Datasheet - Page 14

• Manufacturer Part Number: AD8188ARUZ
• Description: IC,ANALOG MUX,TRIPLE,2-CHANNEL,TSSOP,24PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Type: Analog Multiplexerr

Specifications of AD8188ARUZ

• Function: Multiplexer
• Circuit: 3 x 2:1
• On-state Resistance: 350 mOhm
• Voltage Supply Source: Single Supply
• Voltage - Supply, Single/dual (±): 3.5 V ~ 5.5 V
• Current - Supply: 15mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 24-TSSOP (0.173", 4.40mm Width)
• Package: 24TSSOP
• Multiplexer Architecture: 2:1
• Maximum Turn-off Time: 17(Typ)@5V ns
• Maximum Turn-on Time: 4(Typ)@5V ns
• Power Supply Type: Single
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD8188/AD8189
THEORY OF OPERATION
The AD8188 (G = 1) and AD8189 (G = 2) are single-supply,
triple 2:1 multiplexers with TTL-compatible global input
switching and output-enable control. Optimized for selecting
between two RGB (red, green, blue) video sources, the devices
have high peak slew rates, maintaining their bandwidth for
large signals. Additionally, the multiplexers are compensated for
high phase margin, minimizing overshoot for good pixel
resolution. The multiplexers also have respectable video
specifications and are superior for switching NTSC or PAL
composite signals.
The multiplexers are organized as three independent channels,
each with two input transconductance stages and one output
transimpedance stage. The appropriate input transconductance
stages are selected via one logic pin (SEL A/ B ) such that all
three outputs simultaneously switch input connections. The
unused input stages are disabled with a proprietary clamp
circuit to provide excellent crosstalk isolation between on and
off inputs while protecting the disabled devices from damaging
reverse base-emitter voltage stress. No additional input
buffering is necessary, resulting in low input capacitance and
high input impedance without additional signal degradation.
The transconductance stage is a high slew rate, class AB circuit
that sources signal current into a high impedance node. Each
output stage contains a compensation network and is buffered
to the output by a complementary emitter-follower stage.
Voltage feedback sets the gain with the AD8188 configured as a
unity gain follower, and the AD8189 configured as a gain-of-two
amplifier with a feedback network. This architecture provides
drive for a reverse-terminated video load (150 Ω) with low
differential gain and phase errors, while consuming relatively
little power. Careful chip layout and biasing result in excellent
crosstalk isolation between channels.
HIGH IMPEDANCE DISABLE
The output-enable logic pin (OE) of the AD8188 and AD8189
controls whether the three outputs are enabled or disabled to a
high impedance state. The high impedance disable allows larger
matrices to be built by busing the outputs together.
In the case of the AD8189 (G = 2), the reference buffers also
disable to a state of high output impedance. This feature
prevents the feedback network of a disabled channel from
loading the output, which is valuable when busing together the
outputs of several muxes.
OFF ISOLATION
The off isolation performance of the signal path is dependent
upon the value of the load resistor, R
isolation, the signal path can be modeled as a simple high-pass
network with an effective capacitance of 3 fF. Off isolation
improves as the load resistance is decreased. In the case of the
AD8188, off isolation is specified with a 1 kΩ load. However, a
practical application would likely gang the outputs of multiple
L
. For calculating off
Rev. 0 | Page 14 of 24
muxes. In this case, the proper load resistance for the off
isolation calculation is the output impedance of an enabled
AD8188, typically less than a 1/10 Ω.
FULL POWER BANDWIDTH VS. −3 dB LARGE
SIGNAL BANDWIDTH
Note that full power bandwidth for an undistorted sinusoidal
signal is often calculated using the peak slew rate from the equation
The peak slew rate is not the same as the average slew rate. The
average slew rate is typically specified as the ratio
measured between the 20% and 80% output levels of a
sufficiently large output pulse. For a natural response, the peak
slew rate can be 2.7 times larger than the average slew rate.
Therefore, calculating a full power bandwidth with a specified
average slew rate gives a pessimistic result. See the Specifications
section for the large-signal bandwidth and average slew rate for
both the AD8188 and AD8189 (large signal bandwidth is defined
as the −3 dB point measured on a 2 V p-p output sine wave).
Figure 17 and Figure 20 contain plots for the second- and third-
order harmonic distortion. Specifying these three aspects of the
signal path’s large signal dynamics allows the user to predict
system behavior for either pulse or sinusoid waveforms.
SINGLE-SUPPLY CONSIDERATIONS
The AD8188 and AD8189 offer superior large signal dynamics.
The trade-off is that the input and output compliance is limited
to ~1.3 V from either rail when driving a 150 Ω load. The
following sections address some challenges of designing video
systems within a single 5 V supply.
The AD8188
The AD8188 is internally wired as a unity-gain follower. Its
inputs and outputs can both swing to within ~1.3 V of either
rail. This affords the user 2.4 V of dynamic range at input and
output that should be enough for most video signals, whether
the inputs are ac- or dc-coupled. In both cases, the choice of output
termination voltage determines the quiescent load current.
For improved supply rejection, the V
ac ground (the more quiet the supply, the better). Internally, the
V
capacitor’s other terminal connects to an internal node. The
consequence of building this bypass capacitor on-chip is
twofold. First, the V
current. (Contrast this to the case of the AD8189, where the
V
the AD8188, the V
supply range.
REF
REF
pin connects to one terminal of an on-chip capacitor. The
pin typically draws 2 μA of input bias current.) Second, on
Full
Δ
V
Δ
OUT
t
Power
Bandwidth
REF
REF
pin can be tied to any voltage within the
pin on the AD8188 draws no input bias
=
2
π
×
Peak
Sinusoid
REF
pin should be tied to an
Slew
Amplitude
Rate