ADSP-BF512KSWZ-3 Analog Devices Inc, ADSP-BF512KSWZ-3 Datasheet
ADSP-BF512KSWZ-3
Specifications of ADSP-BF512KSWZ-3
Available stocks
Related parts for ADSP-BF512KSWZ-3
ADSP-BF512KSWZ-3 Summary of contents
Page 1
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F FEATURES Up to 400 MHz high performance Blackfin processor Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs, 40-bit shifter RISC-like register and instruction model for ease of programming and compiler-friendly support Advanced debug, trace, and performance monitoring Wide range of operating voltages ...
Page 2
... Designing an Emulator-Compatible Processor Board (Target) ................................... 16 Related Documents ............................................. 16 REVISION HISTORY 1/11—Rev Rev. B This data sheet release coincides with the release of the revised ADSP-BF51x Blackfin Processor Hardware Reference. All redundant information has been removed. Revised several specifications in Operating Conditions ... 20 Revised f specification in Phase-Locked Loop Operating VCO Conditions ...
Page 3
... This allows longer battery life for portable appliances. SYSTEM INTEGRATION The ADSP-BF51x processors are highly integrated system-on-a- chip solutions for the next generation of embedded network connected applications. By combining industry-standard inter- faces with a high performance signal processing core, cost- effective applications can be developed quickly, without the need for costly external components ...
Page 4
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F DA1 32 DA0 32 32 RAB SD 32 LD1 32 32 LD0 32 R7.H R7.L R6.H R6.L R5.H R5.L R4.H R4.L R3.H R3.L R2.H R2.L R1.H R1.L R0.H R0.L For certain instructions, two 16-bit ALU operations can be per- formed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register) ...
Page 5
... C/C++ compiler, resulting in fast and efficient software implementations. MEMORY ARCHITECTURE The ADSP-BF51x processors view memory as a single unified 4G byte address space, using 32-bit addresses. All resources, including internal memory, external memory, and I/O control registers, occupy separate sections of this common address space ...
Page 6
... SPI flash. To further provide a secure processing environment, these internally connected signals are not exposed outside of the package. For this reason, program- ming the ADSP-BF51xF flash memory is performed by running code on the processor andcannot be programmed from external signals. Data transfers between the SPI flash and the processor cannot be probed externally ...
Page 7
... This feature can be programmed to allow mem- ory DMA to have an increased priority on the external bus relative to the core. PROCESSOR PERIPHERALS The ADSP-BF51x processors contain a rich set of peripherals connected to the core via several high bandwidth buses, provid- ing flexibility in system configuration as well as excellent overall system performance (see ...
Page 8
... SPECIFICATIONS ASSUME BOARD TRACE CAPACITANCE OF 3 pF. Figure 3. External Components for RTC Watchdog Timer The ADSP-BF51x processors include a 32-bit timer that can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the proces- sor to a known state through generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software ...
Page 9
... CMOS camera sensor devices. Removable Storage Interface (RSI) The RSI controller, available on the ADSP-BF514, ADSP- BF516, ADSP-BF518, and ADSP-BF518F acts as the host inter- face for multi-media cards (MMC), secure digital memory cards (SD Card), secure digital input/output cards (SDIO), and CE- ATA hard disk drives ...
Page 10
... J. Most of the associated pins/balls are shared by multi- ple signals. The ports function as multiplexer controls. General-Purpose I/O (GPIO) The ADSP-BF51x processors have 40 bidirectional, general- purpose I/O (GPIO) signals allocated across three separate GPIO modules—PORTFIO, PORTGIO, and PORTHIO, associ- ated with Port F, Port G, and Port H, respectively. Each GPIO-capable signal shares functionality with other peripherals via a multiplexing scheme ...
Page 11
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Parallel Peripheral Interface (PPI) The ADSP-BF51x processors provide a parallel peripheral inter- face (PPI) that can connect directly to parallel analog-to-digital and digital-to-analog converters, ITU-R-601/656 video encod- ers and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock signal three frame synchronization signals, and data signals ...
Page 12
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F In the active mode possible to disable the PLL through the PLL control register (PLL_CTL). If disabled, the PLL must be re-enabled before transitioning to the full-on or sleep modes. Sleep Operating Mode—High Dynamic Power Savings The sleep mode reduces dynamic power dissipation by disabling the clock to the processor core (CCLK) ...
Page 13
... Figure 4. A design procedure for third-overtone oper- ation is discussed in detail in application note (EE-168) Using Third Overtone Crystals with the ADSP-218x DSP on the Analog Devices website (www.analog.com)—use site search on “EE-168.” The CLKBUF signal is an output signal, which is a buffered ver- sion of the input clock ...
Page 14
... Boot from internal SPI memory (BMODE = 0x2)—The processor uses the internal PH8 GPIO signal to load code DDINT previously loaded to the 4 Mbit internal SPI flash con- , nected to SPI0. Only available on the ADSP-BF512F/ DDINT 21). ADSP-BF514F/ADSP-BF516F/ADSP-BF518F. • Boot from external SPI EEPROM or flash (BMODE = 0x3)— ...
Page 15
... Frequently used instructions are encoded in 16 bits. DEVELOPMENT TOOLS The ADSP-BF51x processors are supported with a complete set of CROSSCORE including Analog Devices emulators and VisualDSP++® devel- opment environment. The same emulator hardware that supports other Blackfin processors also fully emulates the ADSP-BF51x processors ...
Page 16
... This document is updated regularly to keep pace with improvements to emulator support. RELATED DOCUMENTS The following publications that describe the ADSP-BF512/ ADSP-BF514/ADSP-BF516/ADSP-BF518 processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website: • ...
Page 17
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F SIGNAL DESCRIPTIONS The processors’ signal definitions are listed in to maintain maximum function and reduce package size and signal count, some signals have dual, multiplexed functions. In cases where signal function is reconfigurable, the default state is shown in plain text, while the alternate function is shown in italics ...
Page 18
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 7. Signal Descriptions Signal Name PF8/MDC/PPI D8/SPI1SEL4 PF9/MDIO/PPI D9/TMR2 PF10/ETxD0/PPI D10/TMR3 PF11/ERxD0/PPI D11/PWM AH/TACI3 PF12/ETxD1/PPI D12/PWM AL PF13/ERxD1/PPI D13/PWM BH PF14/ETxEN/PPI D14/PWM BL 2 PF15 /RMII PHYINT/PPI D15/PWM_SYNCA Port G: GPIO and Multiplexed Peripherals 3 PG0/MIICRS/RMIICRS/HWAIT /SPI1SEL3 PG1/ERxER/DMAR1/PWM CH PG2/MIITxCLK/RMIIREF_CLK/DMAR0/PWM CL I/O PG3/DR0PRI/RSI_DATA0/SPI0SEL5/TACLK3 PG4/RSCLK0/RSI_DATA1/TMR5/TACI5 ...
Page 19
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 7. Signal Descriptions Signal Name Port J PJ0:SCL PJ1:SDA Real Time Clock RTXI RTXO JTAG Port TCK TDO TDI TMS TRST EMU Clock CLKIN XTAL CLKBUF Mode Controls RESET NMI BMODE2-0 Voltage Regulation Interface PG EXT_WAKE Power Supplies V DDEXT ...
Page 20
... Bidirectional pins/balls (PF15–0, PG15–0, PH7–0) and input pins/balls (RTXI, TCK, TDI, TMS, TRST, CLKIN, RESET, NMI, and BMODE2–0) of the ADSP-BF51x are 3.3 V tolerant (always accept up to 3.6 V maximum V 7 Parameter value applies to all input and bidirectional pins/balls except SDA and SCL ...
Page 21
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 8 shows settings for TWI_DT in the NONGPIO_DRIVE register. Set this register prior to using the TWI port. Table 8. TWI_DT Field Selections and V TWI_DT V Nominal DDEXT 000 (default) 3.3 001 1.8 010 2.5 011 1.8 100 3.3 101 1.8 110 2 ...
Page 22
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F ELECTRICAL CHARACTERISTICS Parameter V High Level Output Voltage OH High Level Output Voltage High Level Output Voltage V Low Level Output Voltage High Level Input Current Low Level Input Current High Level Input Current JTAG V IHP 3 I Three-State Leakage Current ...
Page 23
... Applies to three-statable balls. 4 Applies to bidirectional balls SCL and SDA. 5 Applies to all signal balls, except SCL and SDA. 6 Guaranteed, but not tested. 7 See the ADSP-BF51x Blackfin Processor Hardware Reference Manual for definition of sleep, deep sleep, and hibernate operating modes. 8 Includes current and V DDEXT DDMEM ...
Page 24
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 13. Static Current—I DD-DEEPSLEEP 1 T (°C) 1. –40 0.9 1.0 –20 1.0 1.1 0 1.2 1.3 25 1.8 1.9 40 2.4 2.6 55 3.3 3.5 70 4.6 5.0 85 6.5 7.1 100 9.2 10.0 105 10.3 11.1 1 Valid frequency and voltage ranges are model-specific. See Table 14 ...
Page 25
... Duty cycle refers to the percentage of time the signal exceeds the value for the 100% case. The is equivalent to the measured duration of a single instance of overshoot or undershoot as a percentage of the period of occurrence. When programming OTP memory on the ADSP-BF51x proces- sor, the V pin/ball must be set to the write value specified in ...
Page 26
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F PACKAGE INFORMATION The information presented in Figure 6 details about the package branding for the processor. For a com- plete listing of product availability, see Page 65. ADSP-BF51x tppZccc vvvvvv.x n.n #yyww country_of_origin Figure 6. Product Information on Package Table 22. Package Brand Information Brand Key ...
Page 27
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F TIMING SPECIFICATIONS Clock and Reset Timing Table 23 and Figure 7 describe clock and reset operations. Per the CCLK and SCLK timing specifications in and Table 11 on Page 21, combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of the processor’s speed grade. ...
Page 28
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F CLKIN V DD_SUPPLIES Flash Reset Timing Driving the RESET pin low resets the Flash device. Driving the RESET pin high puts the device in normal operating mode. The SO pin is in high impedance state while the device is in reset. A successful reset will reset the status register to its power-up state. ...
Page 29
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Asynchronous Memory Read Cycle Timing Table 26. Asynchronous Memory Read Cycle Timing Parameter Timing Requirements t DATA15–0 Setup Before CLKOUT SDAT t DATA15–0 Hold After CLKOUT HDAT t ARDY Setup Before CLKOUT SARDY t ARDY Hold After CLKOUT HARDY Switching Characteristics ...
Page 30
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Asynchronous Memory Write Cycle Timing Table 27. Asynchronous Memory Write Cycle Timing Parameter Timing Requirements t ARDY Setup Before CLKOUT SARDY t ARDY Hold After CLKOUT HARDY Switching Characteristics t DATA15–0 Disable After CLKOUT DDAT t DATA15–0 Enable After CLKOUT ...
Page 31
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F SDRAM Interface Timing Table 28. SDRAM Interface Timing Parameter Timing Requirements t Data Setup Before CLKOUT SSDAT t Data Hold After CLKOUT HSDAT Switching Characteristics 1 t CLKOUT Period SCLK t CLKOUT Width High SCLKH t CLKOUT Width Low SCLKL t Command, Address, Data Delay After CLKOUT ...
Page 32
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F External DMA Request Timing Table 29 and Figure 13 describe the External DMA Request operations. Table 29. External DMA Request Timing Parameter Timing PRequirements t DMARx Asserted to CLKOUT High Setup DR t CLKOUT High to DMARx Deasserted Hold Time DH t DMARx Active Pulse Width ...
Page 33
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Parallel Peripheral Interface Timing Table 30 and Figure 15 on Page 33, Figure 21 on Page Figure 24 on Page 40 describe parallel peripheral interface operations. Table 30. Parallel Peripheral Interface Timing Parameter Timing Requirements t PPI_CLK Width PCLKW t PPI_CLK Period PCLK Timing Requirements - GP Input and Frame Capture Modes ...
Page 34
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F PPI_CLK PPI_FS1/2 PPI_DATA FRAME SYNC DRIVEN PPI_CLK t DFSPE t HOFSPE PPI_FS1/2 t SDRPE PPI_DATA FRAME SYNC DRIVEN PPI_CLK t DFSPE t HOFSPE PPI_FS1/2 PPI_DATA DATA DRIVEN / FRAME SYNC SAMPLED SFSPE HFSPE PCLKW t DDTPE t HDTPE Figure 16. PPI GP Tx Mode with External Frame Sync Timing ...
Page 35
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F RSI Controller Timing Table 31 and Figure 19 describe RSI controller timing. and Figure 20 describe RSI controller (high speed) timing. Table 31. RSI Controller Timing Parameter Timing Requirements t Input Setup Time ISU t Input Hold Time IH Switching Characteristics 1 f Clock Frequency Data Transfer Mode ...
Page 36
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 32. RSI Controller Timing (High Speed Mode) Parameter Timing Requirements t Input Setup Time ISU t Input Hold Time IH Switching Characteristics 1 f Clock Frequency Data Transfer Mode PP t Clock Low Time WL Clock High Time Clock Rise Time TLH t Clock Fall Time ...
Page 37
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Serial Ports Table 33 through Table 36 on Page 40 and through Figure 24 on Page 40 describe serial port operations. Table 33. Serial Ports—External Clock Parameter Timing Requirements 1 t TFSx/RFSx Setup Before TSCLKx/RSCLKx SFSE 1 t TFSx/RFSx Hold After TSCLKx/RSCLKx HFSE 1 t Receive Data Setup Before RSCLKx ...
Page 38
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F t SCLKIW RSCLKx t DFSI t HOFSI RFSx (OUTPUT) t SFSI RFSx (INPUT) t SDRI DRx DATA TRANSMIT—INTERNAL CLOCK DRIVE EDGE SAMPLE EDGE t SCLKIW TSCLKx t D FSI t HOFSI TFSx (OUTPUT) t SFSI TFSx (INPUT) t DDTI t HDTI DTx TSCLKx (INPUT) TFSx (INPUT) RSCLKx ...
Page 39
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 35. Serial Ports—Enable and Three-State Parameter Switching Characteristics t Data Enable Delay from External TSCLKx DTENE t Data Disable Delay from External TSCLKx DDTTE t Data Enable Delay from Internal TSCLKx DTENI t Data Disable Delay from Internal TSCLKx DDTTI 1 Referenced to drive edge ...
Page 40
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 36. External Late Frame Sync Parameter Switching Characteristics Data Delay from Late External TFSx or External RFSx with DDTLFSE MCE = 1, MFD = Data Enable from Late FS or MCE = 1, MFD = 0 DTENLFSE 1 MCE = 1, TFSx enable and TFSx valid follow t DDTENFS 2 If external RFSx/TFSx setup to RSCLKx/TSCLKx > t ...
Page 41
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Serial Peripheral Interface (SPI) Port—Master Timing Table 37 and Figure 25 describe SPI port master operations. Table 37. Serial Peripheral Interface (SPI) Port—Master Timing Parameter Timing Requirements t Data Input Valid to SCK Edge (Data Input Setup) SSPIDM t SCK Sampling Edge to Data Input Invalid ...
Page 42
... DSOE SPIxMISO (OUTPUT) CPHA = 0 SPIxMOSI (INPUT) Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing The UART ports receive and transmit operations are described in the ADSP-BF51x Hardware Reference Manual. Min 2 × t SCLK 2 × t SCLK 4 × t SCLK 2 × t SCLK 2 × t SCLK 2 × ...
Page 43
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F General-Purpose Port Timing Table 39 and Figure 27 describe general-purpose port operations. Table 39. General-Purpose Port Timing Parameter Timing Requirement t General-Purpose Port Signal Input Pulse Width WFI Switching Characteristics t General-Purpose Port Signal Output Delay from CLKOUT Low 0 GPOD CLKOUT GPIO OUTPUT ...
Page 44
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Timer Cycle Timing Table 41 and Figure 29 describe timer expired operations. The input signal is asynchronous in “width capture mode” and “external clock mode” and has an absolute maximum input fre- quency of (f /2) MHz. SCLK Table 41. Timer Cycle Timing ...
Page 45
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Up/Down Counter/Rotary Encoder Timing Table 42. Up/Down Counter/Rotary Encoder Timing Parameter Timing Requirements t Up/Down Counter/Rotary Encoder Input Pulse Width WCOUNT t Counter Input Setup Time Before CLKOUT Low CIS t Counter Input Hold Time After CLKOUT Low CIH 1 Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize counter inputs. ...
Page 46
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 44. 10/100 Ethernet MAC Controller Timing: MII Transmit Signal 1 Parameter Switching Characteristics t ETxCLK Frequency (f = SCLK Frequency) ETF SCLK t ETxCLK Width (t = ETxCLK Period) ETXCLKW ETxCLK t ETxCLK Rising Edge to Tx Output Valid (Data Out Valid) ETXCLKOV t ETxCLK Rising Edge to Tx Output Invalid (Data Out Hold) 0 ...
Page 47
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 46. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal 1 Parameter Switching Characteristics t RMII REF_CLK Rising Edge to Tx Output Valid (Data Out Valid) EREFCLKOV t RMII REF_CLK Rising Edge to Tx Output Invalid (Data Out Hold) EREFCLKOH 1 RMII outputs synchronous to RMII REF_CLK are ETxD1–0. ...
Page 48
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 47. 10/100 Ethernet MAC Controller Timing: MII/RMII Asynchronous Signal Parameter Timing Requirements 1 t COL Pulse Width High ECOLH 1 t COL Pulse Width Low ECOLL 2 t CRS Pulse Width High ECRSH 2 t CRS Pulse Width Low ECRSL 1 MII/RMII asynchronous signals are COL, CRS. These signals are applicable in both MII and RMII modes. The asynchronous COL input is synchronized separately to both the ETxCLK and the ERxCLK, and must have a minimum pulse width high or low at least 1 ...
Page 49
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F JTAG Test And Emulation Port Timing Table 49 and Figure 37 describe JTAG port operations. Table 49. JTAG Port Timing Parameter Timing Requirements t TCK Period TCK t TDI, TMS Setup Before TCK High STAP t TDI, TMS Hold After TCK High HTAP ...
Page 50
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F OUTPUT DRIVE CURRENTS Figure 38 through Figure 52 show typical current-voltage char- acteristics for the output drivers of the ADSP-BF51xF processors. 200 160 120 –40 –80 –120 –160 –200 0 0.5 1.0 1.5 2.0 SOURCE VOLTAGE (V) Figure 38. Driver Type A Current (3.3V V ...
Page 51
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F 100 –20 –40 –60 –80 –100 0 0.5 1.0 1.5 2.0 SOURCE VOLTAGE (V) Figure 44. Driver Type C Current (3. –20 –40 –60 –80 0 0.5 1.0 1.5 SOURCE VOLTAGE (V) Figure 45. Drive Type C Current (2.5V V DDEXT –10 –20 –30 –40 0 0.5 1.0 SOURCE VOLTAGE (V) Figure 46 ...
Page 52
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F –10 –20 –30 –40 –50 –60 0 0.5 1.0 1.5 2.0 SOURCE VOLTAGE (V) Figure 50. Driver Type E Current (3. –10 –20 –30 –40 0 0.5 1.0 1.5 2.0 SOURCE VOLTAGE (V) Figure 51. Driver Type E Current (2. –5 –10 –15 –20 0 0.5 1.0 1.5 2 ...
Page 53
... To determine the data output hold time in a particular system, using the equation given above. Choose ΔV first calculate t DECAY to be the difference between the ADSP-BF51x processor’s out- put voltage and the input threshold for the device requiring the hold time the total bus capacitance (per data line), and I L the total leakage or three-state current (per data line) ...
Page 54
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F RISE 100 LOAD CAPACITANCE (pF) Figure 57. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V V DDEXT 100 LOAD CAPACITANCE (pF) Figure 58. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V V DDEXT 100 LOAD CAPACITANCE (pF) Figure 59. Driver Type B Typical Rise and Fall Times (10%– ...
Page 55
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F RISE 100 150 LOAD CAPACITANCE (pF) Figure 63. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2. DDEXT DDMEM 100 150 LOAD CAPACITANCE (pF) Figure 64. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3. DDEXT DDMEM 100 150 LOAD CAPACITANCE (pF) Figure 65. Driver Type D Typical Rise and Fall Times (10%– ...
Page 56
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F THERMAL CHARACTERISTICS To determine the junction temperature on the application printed circuit board use: ( Ψ CASE JT where Junction temperature (° Case temperature (°C) measured by customer at top CASE center of package. Ψ = From Table Power dissipation (see Total Power Dissipation on Page 23 ...
Page 57
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F 176-LEAD LQFP LEAD ASSIGNMENT Table 52 lists the LQFP leads by lead number. Table 52. 176-Lead LQFP Pin Assignment (Numerical by Lead Number) Lead No. Signal Lead No. 1 GND 45 2 GND 46 3 PF9 47 4 PF8 48 5 PF7 49 6 PF6 DDEXT PPOTP DDOTP ...
Page 58
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 53. 176-Lead LQFP Pin Assignment (Alphabetical by Signal Mnemonic) Lead No. Signal Lead No. 107 A1 58 106 A2 57 105 A3 56 103 A4 51 102 A5 130 101 A10 43 92 A11 44 91 A12 45 86 A13 46 85 A14 67 84 A15 83 81 A16 87 80 A17 ...
Page 59
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Figure 68 shows the top view of the LQFP_EP lead configura- tion. Figure 69 shows the bottom view of the LQFP_EP lead configuration. PIN 1 INDICATOR ADSP-BF51X 176-LEAD LQFP_EP BOTTOM VIEW PIN 176 PIN 133 PIN 1 ADSP-BF51X 176-LEAD LQFP_EP TOP VIEW PIN 44 ...
Page 60
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F 168-BALL CSP_BGA BALL ASSIGNMENT Table 54 lists the CSP_BGA by ball number. Page 61 lists the CSP_BGA balls by signal mnemonic. Table 54. 168-Ball CSP_BGA Ball Assignment (Numerical by Ball Number) Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name ...
Page 61
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Table 55. 168-Ball CSP_BGA Ball Assignment (Alphabetical by Signal Mnemonic) Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name K14 A1 A11 CLKBUF K13 A2 A13 CLKIN H12 A3 D13 CLKOUT L14 A4 M9 ...
Page 62
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Figure 70 shows the top view of the CSP_BGA ball configura- tion. Figure 71 shows the bottom view of the CSP_BGA ball configuration. A1 BALL PAD CORNER TOP VIEW Figure 70. 168-Ball CSP_BGA Ball Configuration (Top View BOTTOM VIEW Figure 71. 168-Ball CSP_BGA Ball Configuration (Bottom View) Rev ...
Page 63
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F OUTLINE DIMENSIONS Dimensions in Figure 72 are shown in millimeters. 0.75 0.60 0.45 1.00 REF 12° 1.45 0.20 1.40 0.15 1.35 0.09 7° 0.15 0° 0.10 SEATING 0.08 MAX PLANE 0.05 COPLANARITY VIEW A ROTATED 90 ° CCW 26.20 26.00 SQ 25.80 24.10 24 ...
Page 64
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F A1 BALL CORNER 1.50 1.40 1.30 SURFACE-MOUNT DESIGN Table 56 is provided as an aid to PCB design. For industry standard design recommendations, refer to IPC-7351, Generic Requirements for Surface Mount Design and Land Pattern Standard. Table 56. BGA Data for Use with Surface-Mount Design ...
Page 65
... ADSP-BF512BSWZ-4F4 –40ºC to +85ºC ADSP-BF512KBCZ-3 0ºC to +70ºC ADSP-BF512KBCZ-4 0ºC to +70ºC ADSP-BF512KBCZ-4F4 0ºC to +70ºC ADSP-BF512KSWZ-3 0ºC to +70ºC ADSP-BF512KSWZ-4 0ºC to +70ºC ADSP-BF512KSWZ-4F4 0ºC to +70ºC ADSP-BF514BBCZ-3 –40ºC to +85ºC ADSP-BF514BBCZ-4 –40ºC to +85ºC ADSP-BF514BBCZ-4F4 – ...
Page 66
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Temperature 1 2 Model Range ADSP-BF514KSWZ-4 0ºC to +70ºC ADSP-BF514KSWZ-4F4 0ºC to +70ºC ADSP-BF516KSWZ-3 0ºC to +70ºC ADSP-BF516KBCZ-3 0ºC to +70ºC ADSP-BF516KSWZ-4 0ºC to +70ºC ADSP-BF516KBCZ-4 0ºC to +70ºC ADSP-BF516KSWZ-4F4 0ºC to +70ºC ADSP-BF516KBCZ-4F4 0ºC to +70ºC ADSP-BF516BBCZ-3 – ...
Page 67
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F Rev Page January 2011 ...
Page 68
... ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F ©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08574-0-1/11(B) Rev Page January 2011 ...