EP20K400CF672C8 Altera, EP20K400CF672C8 Datasheet - Page 18

no-image

EP20K400CF672C8

Manufacturer Part Number
EP20K400CF672C8
Description
APEX 20KC
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K400CF672C8
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP20K400CF672C8
Manufacturer:
ALTERA
0
Part Number:
EP20K400CF672C8AA
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP20K400CF672C8N
Manufacturer:
ST
Quantity:
120
Part Number:
EP20K400CF672C8N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP20K400CF672C8N
Manufacturer:
ALTERA
0
APEX 20KC Programmable Logic Device Data Sheet
18
Normal Mode
The normal mode is suitable for general logic applications, combinatorial
functions, or wide decoding functions that can take advantage of a
cascade chain. In normal mode, four data inputs from the LAB local
interconnect and the carry-in are inputs to a four-input LUT. The
Quartus II Compiler automatically selects the carry-in or the DATA3 signal
as one of the inputs to the LUT. The LUT output can be combined with the
cascade-in signal to form a cascade chain through the cascade-out signal.
LEs in normal mode support packed registers.
Arithmetic Mode
The arithmetic mode is ideal for implementing adders, accumulators, and
comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT
computes a three-input function; the other generates a carry output. As
shown in
inputs from the LAB local interconnect to generate a combinatorial or
registered output. For example, when implementing an adder, this output
is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT
uses the same three signals to generate a carry-out signal, thereby creating
a carry chain. The arithmetic mode also supports simultaneous use of the
cascade chain. LEs in arithmetic mode can drive out registered and
unregistered versions of the LUT output.
The Quartus II software implements parameterized functions that use the
arithmetic mode automatically where appropriate; the designer does not
need to specify how the carry chain will be used.
Counter Mode
The counter mode offers clock enable, counter enable, synchronous
up/down control, synchronous clear, and synchronous load options. The
counter enable and synchronous up/down control signals are generated
from the data inputs of the LAB local interconnect. The synchronous clear
and synchronous load options are LAB-wide signals that affect all
registers in the LAB. Consequently, if any of the LEs in an LAB use the
counter mode, other LEs in that LAB must be used as part of the same
counter or be used for a combinatorial function. The Quartus II software
automatically places any registers that are not used by the counter into
other LABs.
Figure
8, the first LUT uses the carry-in signal and two data
Altera Corporation

Related parts for EP20K400CF672C8