EPM7064STC100-6 Altera, EPM7064STC100-6 Datasheet - Page 38

no-image

EPM7064STC100-6

Manufacturer Part Number
EPM7064STC100-6
Description
MAX 7000/S/AE/B
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064STC100-6
Manufacturer:
ALTERA
0
Part Number:
EPM7064STC100-6
Manufacturer:
ALTERA
0
Part Number:
EPM7064STC100-6
Manufacturer:
ALTERA
0
Part Number:
EPM7064STC100-6
Manufacturer:
ST
0
Part Number:
EPM7064STC100-6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7064STC100-6F
Manufacturer:
ALTERA
Quantity:
917
Part Number:
EPM7064STC100-6F
Manufacturer:
Altera
Quantity:
10 000
MAX 7000 Programmable Logic Device Family Data Sheet
38
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
Symbol
CLR
PIA
LPA
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
Table 25. EPM7032S Internal Timing Parameters
Table 26. EPM7064S External Timing Parameters (Part 1 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Input to non-registered output
I/O input to non-registered
output
Global clock setup time
Global clock hold time
Global clock setup time of fast
input
Global clock hold time of fast
input
Global clock to output delay
Global clock high time
Global clock low time
Array clock setup time
Register clear time
PIA delay
Low-power adder
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
Parameter
CCIO
Tables 26
= 3.3 V
(7)
(8)
Conditions
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
Conditions
and
10% for commercial and industrial use.
LAD
27
, t
show the EPM7064S AC operating conditions.
LAC
Min
, t
Min Max Min Max Min Max Min Max
IC
2.9
0.0
2.5
0.0
2.0
2.0
0.7
Note (1)
, t
-5
EN
-5
Max
12.0
2.0
1.1
, t
3.2
5.0
5.0
SEXP
Min
, t
3.6
0.0
2.5
0.0
2.5
2.5
0.9
ACL
Note (1)
-6
-6
Speed Grade
, and t
Speed Grade
Max
10.0
2.4
1.1
6.0
6.0
4.0
CPPW
Min
6.0
0.0
3.0
3.0
3.0
3.0
0.5
Table
LAD
parameters for macrocells
-7
-7
parameter into the signal
Max
10.0
11. See
3.0
1.4
7.5
7.5
4.5
Altera Corporation
Min
Figure 13
7.0
0.0
3.0
0.5
4.0
4.0
2.0
-10
-10
LPA
10.0
10.0
Max
5.0
11.0
3.0
1.0
parameter
for more
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPM7064STC100-6