ISL5585FCRZ Intersil, ISL5585FCRZ Datasheet - Page 17

• Manufacturer Part Number: ISL5585FCRZ
• Description: SLIC 1-CH 53dB 45mA 3.3V/-18V/-24V/-28V 32-Pin QFN EP
• Manufacturer: Intersil

Specifications of ISL5585FCRZ

• Package: 32QFN EP
• Number Of Channels Per Chip: 1
• Polarity Reversal: Yes
• Longitudinal Balanced: 53(Min) dB
• Loop Current: 45 mA
• Minimum Operating Supply Voltage: 2.97|-16 V
• Typical Operating Supply Voltage: 3.3|-18|-24|-28 V
• Typical Supply Current: 9.3 mA

If the loop length is greater than R
operating in the constant voltage, resistive feed region. The
power dissipated in this region is calculated using Equation 53.
Since the current relationships are different for constant
current versus constant voltage, the region of device
operation is critical to valid power dissipation calculations.
Reverse Active
Overview
The reverse active mode (RA, 011) provides the same
functionality as the forward active mode. On hook
transmission, DC loop feed and voice transmission are
supported. Loop supervision is provided by either the switch
hook detector (E0 = 1) or the ground key detector (E0 = 0).
The device may be operated from either high or low battery.
During reverse active the Tip and Ring DC voltage
characteristics exchange roles. That is, Ring is typically 4V
below ground and Tip is typically 4V more positive than
battery. Otherwise, all feed and voice transmission
characteristics are identical to forward active.
Silent Polarity Reversal
Changing from forward active to reverse active or vice versa
is referred to as polarity reversal. Many applications require
slew rate control of the polarity reversal event. Requirements
range from minimizing cross talk to protocol signalling.
The device uses an external low voltage capacitor, C
set the reversal time. Once programmed, the reversal time
will remain nearly constant over various load conditions. In
addition, the reversal timing capacitor is isolated from the AC
loop, therefore loop stability is not impacted.
The internal circuitry used to set the polarity reversal time is
shown in Figure 11.
During forward active, the current from source I1 charges the
external timing capacitor C
internal resistor provides a clamping function for voltages on
the POL node. During reverse active, the switch closes and
I2 (roughly twice I1) pulls current from I1 and the timing
capacitor. The current at the POL node provides the drive to
P
FA IB
(
)
=
FIGURE 11. REVERSAL TIMING CONTROL
P
FA Q
75kΩ
( )
+
(
V
BL
xI
B
)
POL
–
17
(
R
and the switch is open. The
LOOP
I
I
1
2
KNEE
xI
2
, the device is
B
POL
)
C
POL
(EQ. 53)
POL
, to
ISL5585
a differential pair which controls the reversal time of the Tip
and Ring DC voltages.
Where ∆time is the required reversal time. Polarized
capacitors may be used for C
POL pin and minimal voltage excursion ±0.75V, are well
suited to polarized capacitors.
Power Dissipation
The power dissipation equations for forward active operation
also apply to the reverse active mode.
Ringing
Overview
The ringing mode (RNG, 100) provides linear amplification to
support a variety of ringing waveforms. A programmable ring
trip function provides loop supervision and auto disconnect
upon ring trip. The device is designed to operate from the
high battery during this mode.
Architecture
The device provides linear amplification to the signal applied
to the ringing input, V
device is 80V/V. The circuit model for the ringing path is
shown in Figure 12.
The voltage gain from the VRS input to the Tip output is
40V/V. The resistor ratio provides a gain of 8 and the current
mirror provides a gain of 5. The voltage gain from the VRS
input to the Ring output is -40V/V.
The equations for the Tip and Ring outputs during ringing
are provided below.
C
V
V
RING
T
POL
R
TIP
=
=
V
-----------
V
-----------
BH
=
2
BH
2
∆time
----------------
75000
+
–
20
20
(
(
FIGURE 12. LINEAR RINGING MODEL
40
40
×
×
R
R
VRS
VRS
+
+
-
-
)
RS
)
. The differential ringing gain of the
+
-
V
BH
POL
2
. The low voltage at the
5:1
R/8
600K
+
-
(EQ. 54)
(EQ. 55)
(EQ. 56
VRS