TEA5764UK-G NXP Semiconductors, TEA5764UK-G Datasheet - Page 27

no-image

TEA5764UK-G

Manufacturer Part Number
TEA5764UK-G
Description
Tuners FM RADIO WITH RDS
Manufacturer
NXP Semiconductors
Datasheet

Specifications of TEA5764UK-G

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
TEA5764UK/N2,027
Philips Semiconductors
TEA5764UK_2
Product data sheet
10.3 DAV-C reduced processing mode
If for some reason a valid B block was not received then the next valid A or C’ block is
decoded and the DAVFLG set. The BP and BL registers record the A block history.
When the decoder is synchronized, each decoded block will set the DAVFLG (assuming it
was reset by a read action) and generate an interrupt.
The DAV-C processing mode is very similar to DAV-A mode with the main exception that a
data flag is set only after two new blocks are received. Hence the update rate is reduced
by half.
Fig 10. DAV-A timing diagram, DAV B: with bad blocks detected during sync search
Bus access - read
When the number of blocks detected in the order: ‘bad’ ‘bad’ ‘good’ is 2, synchronization is
achieved if another good block followed by either 0, 1 or 2 bad blocks and another good block
are then received. If the order is 3 bad blocks, no synchronization is achieved and the counters
are reset.
The number of allowed bad clocks can be set using the BBG bits
only valid blocks with no errors
are counted as good blocks
sync status bit
BL register
BP register
DAVFLG
bad
B
INTX
good A or C' block detected
1
read intmsk
Rev. 02 — 9 August 2005
21.9 ms
good
C'
x
x
1
bad
C'
D
x
1
1
not synchronized
read BL register
bad
C'
A
x
error correction applied
2
according to SYM bits
1
good
C'
B
x
2
1
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
TEA5764UK
good
C'
B
C
2
1
2
synchronized
FM radio + RDS
C
B
001aab472
2
2
26 of 64

Related parts for TEA5764UK-G