SLXT334QE.B3 Intel, SLXT334QE.B3 Datasheet - Page 12

no-image

SLXT334QE.B3

Manufacturer Part Number
SLXT334QE.B3
Description
Manufacturer
Intel
Datasheet

Specifications of SLXT334QE.B3

Operating Supply Voltage (typ)
5V
Screening Level
Industrial
Mounting
Surface Mount
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Not Compliant
LXT334 — Quad Short-Haul Transceiver with Clock Recovery
2.1.1.2
2.1.1.3
2.2
12
The receiver monitor loads a digital counter at the RCLK frequency. The monitor increments the
counter with each received 0, and resets it to 0 with each received 1 (mark). Any signal ~21 dB
below the nominal 0 dB signal for 32 consecutive pulse intervals generates a LOS condition.
The LXT334 sets the LOS flag, and replaces the recovered clock with MCLK at the RCLK output
in a smooth transition. (Receive operation requires MCLK.) LOS is cleared again when the signal
level rises above ~21 dB (typical) below the minimum 0 dB level and the average 1s density
reaches 12.5% (4 marks in a 32-bit window). Another smooth transition replaces MCLK with the
recovered clock at RCLK. During LOS conditions, received data is output on RPOS/RNEG (or
RDATA in unipolar I/O mode).
In data recovery mode, the LOS detector uses an analog detection scheme and complies with
G.775. During LOS conditions, received data is output on RPOS/RNEG. Any signal 22 dB
(typical) below the nominal 0 dB signal for more than approximately 16 s generates a LOS
condition. LOS is cleared when the signal level of the first 1 rises to more than 21 dB (typical)
below the minimum 0 dB level.
LOS Detection at 1.544 MHz
During 1.544 MHz operation, the LXT334 asserts LOS if it receives 175 consecutive zeros, and
deasserts LOS when the signal reaches 12.5% ones density (16 marks in a 128-bit window with no
more than 99 consecutive zeros).
In-Service Code Violation Monitoring
In unipolar AMI I/O Mode, the LXT334 reports bipolar violations using an active High output for
one RCLK cycle on the BPV output. A bipolar violation in AMI encoding mode is two
consecutive marks of the same polarity. With the HDB3 detector enabled (pulling MODE2 High),
the decoder will detect AMI code violations that are not part of a zero substitution code.
HDB3 code violations omit sequences of zeros that violate the coding rules. If an HDB3 code
violation occurs, the decoder asserts the BPV output for one RCLK cycle during the period of the
violating bit. In the event the decoder input receives a sequence of four or more zeros, it asserts the
BPV output during the entire sequence of violating data bits.
Transmitter
The four low-power transmitters in the LXT334 are identical. The following paragraphs describe
the operation of a single transmitter. The LXT334 has separate power supply (TVCCx/TGNDx) for
each output driver.
The LXT334 clocks transmit data from the back end serially into the device at TPOS/TNEG in the
bipolar mode, or at TDATA in the unipolar mode.
The transmit clock (TCLK) supplies input synchronization. The LXT334 samples the TPOS/
TNEG or TDATA input on the falling edge of TCLK. With no TCLK, the transmitter remains
powered down and the TTIP/TRING outputs stay in their high-Z state.
Current limiters on the output drivers provide short circuit protection. (Refer to the Test
Specifications section.) The LXT334 transmits data as a 50% AMI line code as shown in
Pulling TCLK High with no MCLK input bypasses the transmitter PLL. In this case, TPOS and
TNEG control the pulse width and polarity on TTIP and TRING.
Datasheet
Figure
3.

Related parts for SLXT334QE.B3