SAA7104H/V1,518 NXP Semiconductors, SAA7104H/V1,518 Datasheet - Page 9

• Manufacturer Part Number: SAA7104H/V1,518
• Manufacturer: NXP Semiconductors

Specifications of SAA7104H/V1,518

• Lead Free Status / RoHS Status: Compliant

Philips Semiconductors
7
The digital video encoder encodes digital luminance and
colour difference signals (C
into analog CVBS, S-video and, optionally, RGB or
C
are supported.
The SAA7104H; SAA7105H can be directly connected to
a PC video graphics controller with a maximum resolution
of 1280
at a 50 or 60 Hz frame rate. A programmable scaler scales
the computer graphics picture so that it will fit into a
standard TV screen with an adjustable underscan area.
Non-interlaced-to-interlaced conversion is optimized with
an adjustable anti-flicker filter for a flicker-free display at a
very high sharpness.
Besides the most common 16-bit 4 : 2 : 2 C
format (using 8 pins with double edge clocking), other
C
Tables 8 to 13.
A complete 3
be used, for example, as a separate gamma corrector, is
located in the RGB domain; it can be loaded either through
the video input port PD (Pixel Data) or via the I
The SAA7104H; SAA7105H supports a 32
hardware cursor, the pattern of which can also be loaded
through the video input port or via the I
It is also possible to encode interlaced 4 : 2 : 2 video
signals such as PC-DVD; for that the anti-flicker filter, and
in most cases the scaler, will simply be bypassed.
Besides the applications for video output, the SAA7104H;
SAA7105H can also be used for generating a kind of
auxiliary VGA output, when the RGB non-interlaced input
signal is fed to the DACs. This may be of interest for
example, when the graphics controller provides a second
graphics window at its video output port.
The basic encoder function consists of subcarrier
generation, colour modulation and insertion of
synchronization signals at a crystal-stable clock rate of
13.5 MHz (independent of the actual pixel clock used at
the input side), corresponding to an internal 4 : 2 : 2
bandwidth in the luminance/colour difference domain.
Luminance and chrominance signals are filtered in
accordance with the standard requirements of “RS-170-A”
and “ITU-R BT.470-3” .
2004 Mar 04
R
B
Digital video encoder
-Y-C
-Y-C
FUNCTIONAL DESCRIPTION
R
B
signals. NTSC M, PAL B/G and sub-standards
and RGB formats are also supported; see
1024 (progressive) or 1920
256 bytes Look-Up Table (LUT), which can
B
-Y-C
R
) or digital RGB signals
2
C-bus.
1080 (interlaced)
B
-Y-C
32
2
C-bus.
R
2-bit
input
9
For ease of analog post filtering the signals are twice
oversampled to 27 MHz before digital-to-analog
conversion.
The total filter transfer characteristics (scaler and
anti-flicker filter are not taken into account) are illustrated
in Figs 4 to 9. All three DACs are realized with full 10-bit
resolution. The C
bypassed (optionally) in order to provide the upsampled
C
The 8-bit multiplexed C
(D1 format) compatible, but the SAV and EAV codes can
be decoded optionally, when the device is operated in
slave mode. For assignment of the input data to the rising
or falling clock edge see Tables 8 to 13.
In order to display interlaced RGB signals through a
euro-connector TV set, a separate digital composite sync
signal (pin HSM_CSYNC) can be generated; it can be
advanced up to 31 periods of the 27 MHz crystal clock in
order to be adapted to the RGB processing of a TV set.
The SAA7104H; SAA7105H synthesizes all necessary
internal signals, colour subcarrier frequency and
synchronization signals from that clock.
It is also possible to connect a Philips digital video decoder
(e.g. SAA7114H), using its line-locked clock for
re-encoding. Information containing actual subcarrier,
PAL-ID etc. is provided via pin RTCI which is connected to
pin RTCO of the decoder.
Wide screen signalling data can be loaded via the I
and is inserted into line 23 for standards using a 50 Hz
field rate.
VPS data for program dependent automatic start and stop
of such featured VCRs is loadable via the I
The IC also contains Closed Caption and extended data
services encoding (line 21), and supports teletext insertion
for the appropriate bit stream format at a 27 MHz clock rate
(see Fig.15). It is also possible to load data for the copy
generation management system into line 20 of every field
(525/60 line counting).
A number of possibilities are provided for setting different
video parameters such as:
R
Black and blanking level control
Colour subcarrier frequency
Variable burst amplitude etc.
-Y-C
B
input signals.
R
-Y-C
SAA7104H; SAA7105H
B
B
-Y-C
to RGB dematrix can be
R
formats are “ITU-R BT.656”
Product specification
2
C-bus.
2
C-bus