MCP4161-502E/SN Microchip Technology, MCP4161-502E/SN Datasheet - Page 40

• Manufacturer Part Number: MCP4161-502E/SN
• Description: IC POT DGTL SNGL 5K SPI 8SOIC
• Manufacturer: Microchip Technology

Specifications of MCP4161-502E/SN

• Package / Case: 8-SOIC (3.9mm Width)
• Taps: 257
• Resistance (ohms): 5K
• Number Of Circuits: 1
• Temperature Coefficient: 150 ppm/°C Typical
• Memory Type: Non-Volatile
• Interface: SPI Serial
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Resistance In Ohms: 5K
• Number Of Pots: Single
• Taps Per Pot: 256
• Resistance: 5 KOhms
• Wiper Memory: Non Volatile
• Digital Interface: Serial (4-Wire, SPI)
• Operating Supply Voltage: 2.5 V, 3.3 V, 5 V
• Supply Current: 550 uA
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1.8 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

MCP414X/416X/424X/426X
6.1
The operation of the four SPI interface pins are
discussed in this section. These pins are:
• SDI (Serial Data In)
• SDO (Serial Data Out)
• SCK (Serial Clock)
• CS (Chip Select)
The serial interface works on either 8-bit or 16-bit
boundaries depending on the selected command. The
Chip Select (CS) pin frames the SPI commands.
6.1.1
The Serial Data In (SDI) signal is the data signal into
the device. The value on this pin is latched on the rising
edge of the SCK signal.
6.1.2
The Serial Data Out (SDO) signal is the data signal out
of the device. The value on this pin is driven on the
falling edge of the SCK signal.
Once the CS pin is forced to the active level (V
V
pin is determined by the serial bit’s position in the
command, the command selected, and if there is a
command error state (CMDERR).
DS22059B-page 40
IHH
), the SDO pin will be driven. The state of the SDO
SDI, SDO, SCK, and CS Operation
SERIAL DATA IN (SDI)
SERIAL DATA OUT (SDO)
IL
or
6.1.3
For device packages that do not have enough pins for
both an SDI and SDO pin, the SDI and SDO
functionality is multiplexed onto a single I/O pin called
SDI/SDO.
The SDO will only be driven for the command error bit
(CMDERR) and during the data bits of a read command
(after the memory address and command has been
received).
6.1.3.1
Figure 6-2
The SDI signal has an internal “smart” pull-up. The
value of this pull-up determines the frequency that data
can be read from the device. An external pull-up can be
added to the SDI/SDO pin to improve the rise time and
therefore improve the frequency that data can be read.
Data written on the SDI/SDO pin can be at the
maximum SPI frequency.
On the falling edge of the SCK pin during the C0 bit
(see
the SDO value. The SDO signal overrides the control of
the smart pull-up, such that whenever the SDI/SDO pin
is outputting data, the smart pull-up is enabled.
The SDI/SDO pin will change from an input (SDI) to an
output (SDO) after the state machine has received the
Address and Command bits of the Command Byte. If
the command is a Read command, then the SDI/SDO
pin will remain an output for the remainder of the
command. For any other command, the SDI/SDO pin
returns to an input.
FIGURE 6-2:
Diagram.
Note:
Note:
Note:
Figure
SDI/SDO
shows a block diagram of the SDI/SDO pin.
SDI/SDO
MCP41X1 Devices Only .
To support the High voltage requirement of
the SDI function, the SDO function is an
open-drain output.
Care must be take to ensure that a Drive
conflict does not exist between the Host
Controllers SDO pin (or software SDI/SDO
pin) and the MCP41x1 SDI/SDO pin (see
Figure
7-1), the SDI/SDO pin will start outputting
SDI/SDO Operation
6-1).
Open
Drain
Serial I/O Mux Block
© 2008 Microchip Technology Inc.
“smart” pull-up
Control
Logic
SDI
SDO