AD5170BRM50-RL7 Analog Devices Inc, AD5170BRM50-RL7 Datasheet - Page 20

• Manufacturer Part Number: AD5170BRM50-RL7
• Description: IC DGTL POT 50K 256POS 10MSOP TR
• Manufacturer: Analog Devices Inc

Specifications of AD5170BRM50-RL7

• Rohs Status: RoHS non-compliant
• Taps: 256
• Resistance (ohms): 50K
• Number Of Circuits: 1
• Temperature Coefficient: 35 ppm/°C Typical
• Memory Type: Non-Volatile
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 10-MSOP, Micro10™, 10-uMAX, 10-uSOP
• Resistance In Ohms: 50K

AD5170
I
Write Bit Patterns
Read Bit Pattern
I
The following section describes how the 2-wire, I
protocol operates (see Figure 45 and Figure 46).
The master initiates a data transfer by establishing a start con-
dition, which is when a high-to-low transition on the SDA line
occurs while SCL is high (see Figure 45). The following byte is
the slave address byte, which consists of the slave address followed
by an R/ W bit (this bit determines whether data is read from or
written to the slave device). AD0 and AD1 are configurable address
bits that allow up to four devices on one bus (see
The slave address corresponding to the transmitted address bits
responds by pulling the SDA line low during the ninth clock
pulse (this is called the acknowledge bit). At this stage, all other
devices on the bus remain idle while the selected device waits
for data to be written to, or read from, its serial register. If the
R/ W bit is high, the master reads from the slave device. If the
R/ W bit is low, the master writes to the slave device.
In write mode, the second byte is the instruction byte. The first
MSB of the instruction byte, 2T, is the second trim enable bit.
A logic low selects the first array of the fuses, and a logic high
selects the second array of the fuses. This means that after blowing
the fuses with Trim 1, the user still has another chance to blow
them again with Trim 2. Note that using Trim 2 before Trim 1
effectively disables Trim 1 and, in turn, allows only one-time
programming.
The second MSB, SD, is a shutdown bit. A logic high causes an
open circuit at Terminal A and shorts the wiper to Terminal B.
This operation yields almost 0 Ω in rheostat mode or 0 V in
potentiometer mode. Note that the shutdown operation does
not disturb the contents of the register. When brought out of
shutdown, the previous setting is applied to the RDAC. In
addition, new settings can be programmed during shutdown.
When the part is returned from shutdown, the corresponding
VR setting is applied to the RDAC.
2
2
C CONTROLLER PROGRAMMING
C-COMPATIBLE, 2-WIRE SERIAL BUS
START BY
MASTER
START BY
MASTER
SCL
SDA
SCL
SDA
1
0
1
0
1
SLAVE ADDRESS BYTE
1
SLAVE ADDRESS BYTE
0
0
FRAME 1
FRAME 1
1
1
1
1
AD1 AD0
AD1 AD0
R/W
R/W
Table 9
ACK BY
AD5170
ACK BY
AD5170
Figure 46. Reading Data from the RDAC Register
2
C serial bus
Figure 45. Writing Data to the RDAC Register
9
9
).
A0
D7
1
1
SD
D6
Rev. F | Page 20 of 24
INSTRUCTION BYTE
T
D5
DATA BYTE
FRAME 2
FRAME 2
D4
0
OW
D3
The third MSB, T, is the OTP programming bit. A logic high
blows the polyfuses and programs the resistor setting perma-
nently. For example, if the user wants to blow the first array
of fuses, the instruction byte is 00100XXX. To blow the second
array of fuses, the instruction byte is 10100XXX. A logic low of
the T bit simply allows the device to act as a typical volatile digital
potentiometer.
The fourth MSB must always be Logic 0.
The fifth MSB, OW, is an overwrite bit. When raised to a logic
high, OW allows the RDAC setting to be changed even after the
internal fuses are blown. However, when OW is returned to
Logic 0, the position of the RDAC returns to the setting prior to
the overwrite. Because OW is not static, if the device is powered
off and on, the RDAC presets to midscale or to the setting at
which the fuses were blown, depending on whether the fuses
are permanently set.
The remainder of the bits in the instruction byte are don’t care
bits (see Figure 45).
After acknowledging the instruction byte, the last byte in write
mode is the data byte. Data is transmitted over the serial bus in
sequences of nine clock pulses (eight data bits followed by an
acknowledge bit). The transitions on the SDA line must occur
during the low period of SCL and remain stable during the high
period of SCL (see Figure 2).
In read mode, the data byte follows immediately after the
acknowledgment of the slave address byte. Data is transmitted
over the serial bus in sequences of nine clock pulses (a slight
difference from write mode, with eight data bits followed by an
acknowledge bit). Similarly, transitions on the SDA line must
occur during the low period of SCL and remain stable during
the high period of SCL (see Figure 46).
Following the data byte, the validation byte contains two valida-
tion bits, E0 and E1. These bits signify the status of the one-time
programming (see Figure 46).
D2
X
D1
X
D0
X
ACK BY
AD5170
ACK BY
MASTER
9
9
D7
E1
1
1
D6
E0
VALIDATION BYTE
D5
X
DATA BYTE
FRAME 3
FRAME 3
D4
X
D3
X
D2
X
D1
X
D0
X
ACK BY
AD5170
NO ACK
BY MASTER
9
9
STOP BY
STOP BY
MASTER
MASTER