EP1S20F672C7 Altera, EP1S20F672C7 Datasheet - Page 239

IC STRATIX FPGA 20K LE 672-FBGA

EP1S20F672C7

Manufacturer Part Number
EP1S20F672C7
Description
IC STRATIX FPGA 20K LE 672-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F672C7

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
426
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
426
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1113

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F672C7
Manufacturer:
SHARP
Quantity:
3 509
Part Number:
EP1S20F672C7
Manufacturer:
ALTERA
Quantity:
528
Part Number:
EP1S20F672C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F672C7
Manufacturer:
ALTERA
0
Part Number:
EP1S20F672C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S20F672C7L
Manufacturer:
ALTERA
0
Part Number:
EP1S20F672C7N
Manufacturer:
Harting
Quantity:
1 000
Part Number:
EP1S20F672C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S20F672C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F672C7N
Manufacturer:
ALTERA
0
Altera Corporation
January 2006
CTT
SSTL-3 Class I
SSTL-3 Class II
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
1.5-V HSTL Class I
1.5-V HSTL Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
LVCMOS
3.3-V LVTTL
2.5-V LVTTL
1.8-V LVTTL
Table 4–105. Stratix I/O Standard Output Delay Adders for Fast Slew Rate on Column Pins (Part 2 of 2)
Table 4–106. Stratix I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins
Parameter
Parameter
12 mA
12 mA
16 mA
24 mA
12 mA
16 mA
12 mA
2 mA
4 mA
8 mA
4 mA
8 mA
2 mA
8 mA
2 mA
8 mA
-5 Speed Grade
-5 Speed Grade
Min
Min
1,032
1,518
1,518
1,038
2,032
3,714
1,055
Max
Max
973
719
146
678
223
447
660
537
304
231
746
521
414
699
374
165
830
96
0
0
-6 Speed Grade
-6 Speed Grade
Min
Min
1,021
1,083
1,594
1,594
1,090
2,133
3,899
1,107
Max
Max
755
153
712
234
469
693
564
319
242
783
100
547
434
734
392
173
871
0
0
-7 Speed Grade
-7 Speed Grade
Min
Min
Stratix Device Handbook, Volume 1
1,021
1,083
1,594
1,594
1,090
2,133
3,899
1,107
DC & Switching Characteristics
Max
Max
755
153
712
234
469
693
564
319
242
783
100
547
434
734
392
173
871
0
0
-8 Speed Grade
-8 Speed Grade
Min
Min
(Part 1 of 2)
1,021
1,083
1,594
1,594
1,090
2,133
3,899
1,107
Max
Max
755
153
712
234
469
693
564
319
242
783
100
547
434
734
392
173
871
0
0
Unit
Unit
4–69
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps

Related parts for EP1S20F672C7