EP2SGX30DF780I4N Altera, EP2SGX30DF780I4N Datasheet - Page 155

IC STRATIX II GX 30K 780-FBGA

EP2SGX30DF780I4N

Manufacturer Part Number
EP2SGX30DF780I4N
Description
IC STRATIX II GX 30K 780-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX30DF780I4N

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
361
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2177

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP2SGX30DF780I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
50
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
20 000
Altera Corporation
October 2007
Previous Chapter
02 changes:
June 2006, v1.2
Previous Chapter
02 changes:
April 2006, v1.1
Previous Chapter
02 changes:
October 2005
v1.0
Previous Chapter
03 changes:
August 2006, v1.4
Previous Chapter
03 changes:
June 2006, v1.3
Previous Chapter
03 changes:
April 2006, v1.2
Table 2–42. Document Revision History (Part 5 of 6)
Document
Date and
Version
Added chapter to the Stratix II GX Device
Handbook.
Updated notes 1 and 2 in Figure 2–1.
Updated “Byte Serializer” section.
Updated Tables 2–4, 2–7, and 2–16.
Updated “Programmable Output Driver”
section.
Updated Figure 2–12.
Updated “Programmable Pre-Emphasis”
section.
Added Table 2–11.
Added “Dynamic Reconfiguration” section.
Added “Calibration Block” section.
Updated “Programmable Equalizer”
section, including addition of Figure 2–18.
Updated Figure 2–3.
Updated Figure 2–7.
Updated Table 2–4.
Updated “Transmit Buffer” section.
Updated Table 3–18 with note.
Updated note 2 in Figure 3–41.
Updated column title in Table 3–21.
Updated note 1 in Table 3–9.
Updated note 1 in Figure 3–40.
Updated note 2 in Figure 3–41.
Updated Table 3–16.
Updated Figure 3–56.
Updated Tables 3–19 through 3–22.
Updated Tables 3–25 and 3–26.
Updated “Fast PLL & Channel Layout”
section.
Changes Made
Stratix II GX Device Handbook, Volume 1
Updated input frequency range in
Table 2–4.
Updated input frequency range in
Table 2–4.
Added 1,152-pin FineLine BGA package
information for EP2SGX60 device in
Table 3–16.
Summary of Changes
Stratix II GX Architecture
2–147

Related parts for EP2SGX30DF780I4N