EP4CE40F29I7N Altera, EP4CE40F29I7N Datasheet - Page 8

• Manufacturer Part Number: EP4CE40F29I7N
• Description: IC CYCLONE IV FPGA 40K 780FBGA
• Manufacturer: Altera
• Series: CYCLONE® IV Er

Specifications of EP4CE40F29I7N

• Number Of Logic Elements/cells: 39600
• Number Of Labs/clbs: 2475
• Total Ram Bits: 1134000
• Number Of I /o: 532
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Family Name: Cyclone IV
• Number Of Logic Blocks/elements: 39600
• Logic Cells: 39600
• Ram Bits: 1161216
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

1–8
Cyclone IV Device Family Architecture
FPGA Core Fabric
Cyclone IV Device Handbook, Volume 1
f
This section describes Cyclone IV device architecture and contains the following
topics:
■
■
■
■
■
■
■
Cyclone IV devices leverage the same core fabric as the very successful Cyclone series
devices. The fabric consists of LEs, made of 4-input look up tables (LUTs), memory
blocks, and multipliers.
Each Cyclone IV device M9K memory block provides 9 Kbits of embedded SRAM
memory. You can configure the M9K blocks as single port, simple dual port, or true
dual port RAM, as well as FIFO buffers or ROM. They can also be configured to
implement any of the data widths in
Table 1–7. M9K Block Data Widths for Cyclone IV Device Family
The multiplier architecture in Cyclone IV devices is the same as in the existing
Cyclone series devices. The embedded multiplier blocks can implement an 18 × 18 or
two 9 × 9 multipliers in a single block. Altera offers a complete suite of DSP IP
including finite impulse response (FIR), fast Fourier transform (FFT), and numerically
controlled oscillator (NCO) functions for use with the multiplier blocks. The
Quartus
MATLAB design environments for a streamlined DSP design flow.
For more information, refer to the
Devices,
Devices
Single port or simple dual port
True dual port
“FPGA Core Fabric”
“I/O Features”
“Clock Management”
“External Memory Interfaces”
“Configuration”
“High-Speed Transceivers (Cyclone IV GX Devices Only)”
“Hard IP for PCI Express (Cyclone IV GX Devices Only)”
chapters.
®
Memory Blocks in Cyclone IV
II design software’s DSP Builder tool integrates MathWorks Simulink and
Mode
Logic Elements and Logic Array Blocks in Cyclone IV
Devices, and
Table
1–7.
×1, ×2, ×4, ×8/9, ×16/18, and ×32/36
×1, ×2, ×4, ×8/9, and ×16/18
Chapter 1: Cyclone IV FPGA Device Family Overview
Embedded Multipliers in Cyclone IV
Data Width Configurations
© December 2010 Altera Corporation
Cyclone IV Device Family Architecture