EP4CE55F23C7 Altera, EP4CE55F23C7 Datasheet
EP4CE55F23C7
Specifications of EP4CE55F23C7
Available stocks
Related parts for EP4CE55F23C7
EP4CE55F23C7 Summary of contents
Page 1
... Up to 360 18 × 18 multipliers for DSP processing intensive applications ■ Protocol bridging applications for under 1.5 W total power ■ © December 2010 Altera Corporation 1. Cyclone IV FPGA Device Family ® IV FPGA device family extends the Cyclone FPGA series Power Requirements for Cyclone IV chapter ...
Page 2
... V-by-One (up to 3.0 Gbps) ■ DisplayPort (2.7 Gbps) ■ Serial Advanced Technology Attachment (SATA) (up to 3.0 Gbps) ■ OBSAI (up to 3.072 Gbps) ■ Cyclone IV Device Handbook, Volume 1 Chapter 1: Cyclone IV FPGA Device Family Overview Cyclone IV Device Family Features © December 2010 Altera Corporation ...
Page 3
... The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver pins and dedicated configuration pins are not included in the pin count. © December 2010 Altera Corporation 15,408 22,320 28,848 ...
Page 4
... Device Resources 73,920 109,424 149,760 4,158 5,490 6,480 198 280 360 4 (4) 4 (4) 4 (4) 4 (5) 4 ( 3.125 3.125 3.125 (8) 11 (8) 11 (8) 310 475 475 Clock Networks and PLLs in © December 2010 Altera Corporation ...
Page 5
Package Matrix Table 1–3 lists Cyclone IV E device package offerings. Table 1–3. Package Offerings for the Cyclone IV E Device Family Package E144 M164 Size (mm) 22 × × 8 Pitch (mm) 0.5 0.5 Device User I/O ...
Page 6
Table 1–4 lists Cyclone IV GX device package offerings, including I/O and transceiver counts. Table 1–4. Package Offerings for the Cyclone IV GX Device Family Package N148 F169 Size (mm) 11 × × 14 Pitch (mm) 0.5 LVDS ...
Page 7
... Notes to Table 1–6 (1) C8L, C9L, and I8L speed grades are applicable for the 1.0-V core voltage. (2) C6, C7, C8, I7, and A7 speed grades are applicable for the 1.2-V core voltage. © December 2010 Altera Corporation F169 F324 F484 — — C6, C7, C8, I7 — ...
Page 8
... The multiplier architecture in Cyclone IV devices is the same as in the existing Cyclone series devices. The embedded multiplier blocks can implement an 18 × two 9 × 9 multipliers in a single block. Altera offers a complete suite of DSP IP including finite impulse response (FIR), fast Fourier transform (FFT), and numerically controlled oscillator (NCO) functions for use with the multiplier blocks ...
Page 9
... Interfaces may span two or more sides of the device to allow more flexible board design. The Altera interface solution consists of a PHY interface and a memory controller. Altera supplies the PHY IP and you can use it in conjunction with your own custom memory controller or an Altera-provided memory controller ...
Page 10
... Cyclone IV devices use SRAM cells to store configuration data. Configuration data is downloaded to the Cyclone IV device each time the device powers up. Low-cost configuration options include the Altera EPCS family serial flash devices and commodity parallel flash configuration options. These options provide the flexibility for general-purpose applications and the ability to meet specific configuration and wake-up time requirements of the applications ...
Page 11
... You can configure the block with the Quartus II software’s PCI Express Compiler, which guides you through the process step by step. f For more information, refer to the © December 2010 Altera Corporation Transmitter Channel PCS TX Phase Compensation Byte Serializer ...
Page 12
... I: Industrial temperature (t Package 148 pins 14 = 169 pins 19 = 324 pins 23 = 484 pins 27 = 672 pins 31 = 896 pins © December 2010 Altera Corporation Reference and Ordering Information Optional Suffix Indicates specific device shipment method ES: Engineering sample N: Lead-free devices Speed Grade with 6 being the fastest = 0° ...
Page 13
... Table 1–10. Document Revision History Date Version December 2010 1.4 July 2010 1.3 March 2010 1.2 February 2010 1.1 November 2009 1.0 © December 2010 Altera Corporation EP4CE Package 8 = 164 pins 17 = 256 pins 22 = 144 pins 23 = 484 pins 29 = 780 pins Changes Made Updated for the Quartus II software version 10.1 release. ■ ...
Page 14
... Cyclone IV Device Handbook, Volume 1 Chapter 1: Cyclone IV FPGA Device Family Overview Document Revision History © December 2010 Altera Corporation ...